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PREFACE
The work described in this document was performed under the
Space Station Phase B Extension Period Study (Contract
NAS8-25140). The purpose of the extension period has been to
develop the Phase B definition of the Modular Space Station.
The modular approach selected during the option period (charac-
terized by low initial cost and incremental manning) was evalua-
ted, requirements were defined, and program definition and
design were accomplished to the depth necessary for departure
from Phase B.
The initial 2-1/2 month effort of the extension period was used for
analyses of the requirements associated with Modular Space
Station Program options. During this time, a baseline, incre-
mentally manned program and attendant experiment program
options were derived. In addition. the features of the program
that significantly affect initial development and early operating
costs were identified, and their impacts on the program were
assessed. This assessment, together with a.. recommended
program, was submitted for NASA review and approval on
15 April 1971.
The second phase of the study (15 April to 3 December 1971)
consists of the program definition and preliminary design of the
approved Modular Space Station configuration.
A subject reference matrix is included on page v to indicate the
relationship of the study tasks to the documentation.
This report is submitted as Data Requirement SE-02.
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Section 1
INTRODUC TION
1. 1 .BACKGROUND
With the advent of the Space Shuttle in the late 1970 I s, a long-term manned
scientific laboratory in Earth orbit will become feasible. Using the shuttle
for orbital buildup, logistics delivery, and return of a scientific data, this
laboratory will provide many advantages to the scientific community and will
make available to the United States a platform for application to the solution
of national problems such as ecology research, weather observation and
prediction, and research in medicine and the life sciences. It will be ideally
situated for Earth and space observation, and its location above the
atmosphere will be of great benefit to the field of astronomy.
This orbiting laboratory can take many forms and can be configured to house
a crew of up to 12 men. The initial study of the 33-foot-diamete;r Space
Station, launched by the Saturn INT-2l and supporting a complement of 12,
has been completed to a Phase B level and documented in the DRL-160 series.
Recently completed studies are centered around a Space Station comprised of
smaller, shuttle-launched modules. These modules could ultimately be
configured to provide for a crew of the same size as on the 33-foot-diameter
Space Station-but buildup would be gradual, beginning with a small initial
crew and progres sing toward greater capability by adding modules and
crewmen on a flexible schedule.
The Modular Space Station Phase A-level study results are documented in
the DRL-23l series. Recent Modular Space Station Phase B study results
are documented in the DPD-235 series, of which this is a volume.
The Space Station will provide laboratory areas which, like similar facilities
on Earth, will be designed for flexible, efficient changeover as research and
experimental programs proceed. Provisions will be included for such
1
functions as data procesaing CC\nd ~valuationD al3tX'onomy suppoX't, and test and
calibration of optics. Zero gravitYD which is desirable for the conduct of
experiments, will be the normal mode of operation. In addition to experi-
ments carried out within the stationv the laboratories will support operation
of experiments in separate modules that are either docked to the Space
Station or free-flying.
Following launch and activationD Space Station operations will be largely
autonomous v and an extensive ground support complex will be unnecessary.
Ground activities will ordinaX'ily be limited to long-range planningD control
of logisticsD and SUppOl't of the exp~rimentprogl'am.
The Initial Space Station {ISS» will be delivered to orbit by three Space Shuttle
launches and will be assembled in space. A Clfew in the Shuttle orbiter will
accompany the m.odules to assemble them and check interfacing functions.
ISS resupply and crew lfotation will be carried out via round-trip Shuttle
flights using logistica modules ~Log M' s} for tlfanaport and on-orbit storage
of cargo. Of the fouX' Log M' s lfe<ill'U\ir~d. on~ win remain on olfbit at all
times.
Experim~ntmodules will be delivelfed to the Space Station by the Shuttle as
required by the exp~rimentprogram. On l'eturn flights D th~ Shuttle will
transport data from the experiment programD returning crewmenD and
wastes.
The ISS configuration rendering is shown in the fTontispiece. The power I
subsystems module will be launched firstv followed at 30-day intervals by
the crew/operations module and the general purpose laboratory (GPL)
module. This configuration will provide for a crew of six. Subsequently,
two additional modules ~duplicate crew/operations and power / subs ystems
modules) will be mated to the ISS to form the Growth Space Station (GSS}
shown in the frontispiece)D which will house a crew of 12 and provide a
capability equivalent to the 33-foot INT-21-launched Space Station. GSS
logistics support will use a crew cargo module capable of transporting a
crew of six.
During ISS operations, five research applications modules (RAM's) will be
assembled to the Space Station. Three of these will be returned prior to
completion of the GSS. In the GSS configuration, 12 additional RAM's will
augment the two remaining from the ISS phase. Three of the RAM's
delivered to the GSS will be free-flying modules.
During the baseline IO-year program, the Space Station will be serviced by
Shuttle-supported logistics module or crew cargo module flights.
1. 2 SCOPE OF THIS VOLUME
The Information Management System (IMS) Special Emphasis Task was
performed as an adjunct to the Modular Space Station Study, with the objective
of providing extended depth of analysis and design in selected key areas of
the information management system. SpeCific objectives included the
following:
A. Perform in-depth studies of IMS requirements and design
approaches.
B. Design and fabricate breadboard hardware for demonstration and
verification of design concepts.
C. Provide a technological base that will identify potential design
problems and influence long - range planning.
D. Develop hardware and techniques to permit long-duration, low-cost
manned space operations.
E. Support SR& T areas where techniques or equipment are considered
inadequate.
F. Permit an overall understanding of the IMS as an integrated compo-
nent of the Space Station.
Major contributions to the task in the computer and data bus areas were made
by IBM under subcontract to MDAC.
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Specific tasks are summarized below.
1. 2. 1 Computer
Design studies were performed to define, to the block diagram level, simplex
and multiprocessor computer systems for the Space Station. The task also
included definition of the input/ output system, an optimized instruction
set, and an executive program for the computer. The MSFC SUMC processor
was used as the basis for these designs.
1.2.2 Data Bus
Design studies were performed to define the data bus system. These
consisted of analysis of data transmission requirements~ and investigation
of alternate design concepts in key areas, such as bus control techniques,
modulation and encoding methods, and signal distribution. Fabrication and
delivery of a working breadboard model consisting of two data bus terminals
and two remote data acquisition units are included in the task.
1. 2. 3 Displays and Controls
This task provides for designv fabrication, and delivery of a working
breadboard model of the Space Station display and control console. The
breadboard is designed to interface with the data bus and contains represen-
tative hardware such as CRT displaysD audio cuesD light emitting diode
displaysD lightsD metersD switches, and alphanumeric/function keyboards.
1. 2. 4 Communications
Working breadboard models of a Ku-band exciter and rf power amplifier are
provided.
1. 2. 5 Packaging and Installation
Studies were performed to develop an equipment packaging and installation
design for the Space Station. This design includes features providing for
standardization of equipment design and enhancement of on-orbit maintain-
ability. Fabrication and delivery of a nonfunctional installation mockup is
included in the task. In addition, the deliverable Remote Data Acquisition
Units (part of the data-bus system) are designed in mockup-compatible form
to demonstrate the packaging concepts relative to functional equipment.
4
1.2.6 Checkout Language
A definition was developed for a higher-order test-engineering-oriented
computer language for versatile communication and comprehension of test
programs.
1. 2. 7 System Integration
Overall test plans for the IMS breadboard were developed, including hardware
and software requirements.
1. 2. 8 Reliability and Maintainability
Reliability and maintainability features of the IMS design were documented.
5
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Section 2
COMPUTER
The IMS Special EInphasis Task produced design studies and analysis in
several key areas associated with the Space Station cOInputer systeIn. These
included block-diagraIn-level definition of the data-processing systeIn and the
computer input/ output system, and definition of an optiInized instruction set
for the computer. A preliIninary design specification for an Executive Pro-
gram was also developed. All hardware and software designs were based
upon the requireInents of the Modular Space Station, and were predicated
upon utilization of the MSFC Space Ultrareliable Modular COInputer (SUMC)
processor. The results of these studies are contained in the following.
sections.
2.1 COMPUTER SYSTEM. DESIGN
2.1.1 Data-Processing Requirements
The data processirg requireInents developed froIn the Modular Space Station
portion of the study were used as a guideline in defining the cOInputer system
design requirements. These requireInents are discussed in Sections 4. 10.2
and 4. 10.3.1. 1 of the Modular Space Station Report (SE-04). Data
processing requirements for the subsystem and experiInent support facilities
are sUInInarized in Table 2-1. The quantities of cOInputer facilities asseIn-
blies required to perforIn these requireInents are sUInInarized in Table 2-2.
These quantities were based on the baseline SUMC cOInputer. input/output
controller, and data bus perforInance characteristics, as well as projections
in Inain, auxiliary, and bulk IneInory technology advances. These require-
Inents were used in defining the Inultiprocessor systeIn configuration (Sec-
tion 2. 1. 3), the Inultiprocessor input/ output controller configuration,
(Section 2.2.3), the Inultiprocessor instruction set (Section 2.3) and the
Executive PrograIn requireInents (Appendix A).
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Table 2-1
DATA-PROCESSING REQUIREMENTS SUMMARY
Processing Rate Main Memory
(KOPS) (K words)
Facility ISS(l ) GSS(2) ISS GSS
Subsystem 727 855 105 128
Experiment 486 779 80 128
Auxiliary Memory
(K words)
ISS GSS
885 1044
486 789
Notes: (1) ISS: Initial Space Station.
(2) GSS: Growth Space Station.
The Modular Space Station as currently envisioned does not require the
simplex computer system configuration. However v the simplex computer
system configuration was used as a baseline for multiprocessor efforts and
may be considered a subset of 'iche multiprocessor system. The simplex con-
figuration could be used as an independent system for other applications. or
could be used for special experiment processing applications if the need
arises later in the Space Station Program.
2. 1. 2 Simplex System Configuration
The purpose of this section is to:
A. Establish a baseline of computer and peripheral hardware and
associated software for a simplex computer system configuration
centered around the MSFC SUMC central processor unit (CPU).
B. Establish the basis for growth from a simplex configuration to
multiprocessor cpnfigurations involving several processors.
C. Define major interfaces between CPU. input/output controller (IOC).
main memory. auxiliary memories. bulk memories. and data bus
elements.
D. Define changes required to the SUMC to accommodate IOC
operations.
Table 2-2
COMPUTING ASSEMBLIES SUMMARY
ISS GSS
Spares Spares
(powered (powered
Assembly Operating down) Operating down)
Subsystem Facility
CPU's 2 1 2 to 3 1
IOC's 1 1 1 1
Main memory 7 2 8 2
(16 K-word modules)
Auxiliary memory 1 1 2 1
(1 M-word modules)
Bulk memory 2 1 2 1
Experiment Facility
CPU's 2 1 2 to 3 1
IOC's 1 1 1 1
Main memory 5 2 8 2
(16 K-word modules)
Auxiliary memory 1 1 1 1
(1 M-word modules)
Bulk 2 1 2 1
Note: K = 1024
M = 1,048,576
2. 1. 2. 1 Simplex Computing System Overview
The Simplex Computing system includes:
A. MSFC SUMC CPU.
B. Msin memo ry modules.
C. Input/output controller.
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D. Auxiliary memory units.
E. Bulk memory units.
The major simplex computing system elements and their respective
interfaces are indicated in Figure 2-1. The central processor unit is the
MSFC SUMC currently under development. The input/output controller
design requirements are defined in the I/O design requirements, Sec-
tion 2.2. 1. The main memory modules, auxiliary memory, and bulk mem-
ory devices are summarized in Section 2. 1. 2. 2. The major interface
between the computer and experiments and subsystems supported by the
computing system is through the I/O controller and the data bus elements,
including the data bus coax cable, data bus terminals, and remote data
acquisition units (RDAUls).
2. 1. 2. 2 Simplex System Elements
Block diagrams and summary definitions of shnplex computing system ele-
ments are contained in the following paragraphs.
Central Processor Unit (CPU)
The block diagram for the CPU (Figure 2-2) is similar to that of the MSFC
SUMC described in MSFC Report SP-232-0384, "MSFC Advanced Aerospace
Computer, II dated 6 July 1970. The floating point unit (FPU), arithmetic
logic unit (ALU), scratch-pad memory (SPM), control unit (CU), and multi-
plexer register unit (MRU) are summarized in Section 2.0 of the referenced
document. Modifications will be required for restriction of privileged
instructions to executive program control, storage protection, input/output
control, and other single or multiple-level interrupts. These modifications
are described in Section 2. 1. 3 of this document.
Input/Output Controller
Figure 2-3 is the laC baseline for the simplex computer system. The laC
is divided into two blocks: (1) computer interface unit (CIU).and (2) subsystem
interface unitt computer (SIU / C). Functions of each block in the CIU are
summarized as follows:
A Program Control contains the input/ output multiplexers, channel
status indicators, timing and controls and interface logic to the
10
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computer, and the logic to recognize a.nd initiate the action
requested.
B. I/O Channel Control accomplishes the bidirectional data transfers
between memory and bus channel control units and between the
main memory and auxiliary memory units. The IOC controls the
addressing and sequencing of information flow between the main
memory modules and the bus channel control or auxiliary memory
units. The basic logic is duplicated for each channel and is made up
of address and count registers, register increment logic, and
associated control logic.
C. Bus Channel Control includes data buffers, serialize and deserialize
logic, and interface logic to control data flow between I/O channel '
and a moden unit.
The SIU / C consists of three modems. Each modem operates on a carrier
frequency separated from the other modems. Each modem uses the same
frequency for both transmitting and receiving.
Main Memory
The main memory consists of low-power, high-speed modules compatible
with the CPU and IOC. The main memory contains the executive program
and active data and applications programs. Auxiliary programs and data
may be transferred into the ma.in memory from the auxiliary or bulk
memory units.
Each memory module will have a unique four -bit address to identify the
module which will be decoded in the CPU or laC to select the particular
module to be addressed. Random-access addressing will be used at the
module level and within modules.
Each module will contain provisions to protect storage areas that cannot
be read out or written into without authorization. Each module will have the
capability to recognize read or write requests which have access to protected
storage areas.
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Each module will have an input/output port to interface with the CPU and a
second input/output port to interface with the lOCo The memory modules
will use hybrid bipolar metal-oxide-semiconductor technology because of
low power and weight, potentially high reliability, and volume and cost
considerations. The main memory module concept with input/output ports
and storage protection features is illustrated in Figure 2-4.
Auxiliary Memory
The auxiliary memory consists of a medium-capacity, medium-speed unit
for temporary storage of data and instructions which may be utiliz~d by the
computing elements on demand. The auxiliary memory may also be used to
buffer the transfer of data between elements on the data bus.
The auxiliary memory unit will be organized into blocks which may be
accessed randomly. Access within a block will be sequential. Data trans-
fers in and out of each block will be via parallel words.
\
\
\
The auxiliary memory will use nonmetallic magnetic domain (bubble) tech- \
nology because of potentially high reliability, low power, weight, volume and
The auxiliary memory will interface directly with the IOC in order to
exchange data with the CPU and main memory. The auxiliary memory will
interface with the data bus through data bus terminal for the temporary
storage and buffering of data exchanged with the data bus.
cost considerations.
The auxiliary memory concept is illustrated in Figure 2-5.
Bulk Memory
,
The bulk memory unit is a ultrahigh-density tape recorder that is organiz~d
to sequentially read in and read out parallel words from and to the data bus.
The bulk memory unit is a high-capacity, high data-rate unit used to store
large quantities of digital data for subsequent transmission to the ground,
either physically or by communications links. The bulk memory may also
15
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provide infrequently used data and instructions to the computing elements
from data stored in Space Station files as selected by the crew.
The data bus terminal provides transmitting and receiving interfaces
between the bulk-memory electronics and the data bus. The data bus
terminal provides buffering to match the data bus rates to the tape drive
record and reproduce capabilities. Commands from the data bus are decoded
and used to control the record and reproduce electronics and tape drive
controller functions.
The tape drive unit contains the record and reproduce heads, drive motors,
and associated mechanisms.
2. 1. 2.3 Data and Control Flow Between Major Elements
CPU to I/O Controller
The CPU issues commands under CPU executive program control to the 10C
to initiate a particular control sequence or list of sequences.
IOC to CPU
The IOC provides an interrupt signal to the CPU when operations have been
terminated on any data bus channel or when the parity test has failed. The
IOC provides its operational status to the CPU upon request.
CPU to Main Memory
Under microprogram control the CPU issues memory operation code,
memory address, and information to be stored (if a store operation). The
CPU sets up storage-protect keys in each memory module, as established
by the executive program. The CPU selects the particular module in main
memory to be addressed.
Main Memory to CPU
The main memory will provide status D instructions, and data to the CPU in
accordance with CPU requests. Ea.ch main memory module will send an
interrupt signal to the CPU for storage protect and parity test failures.
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10 C to Main Memo ry
The IOC will supply the main memory with the memory operations to be
perforlned and the addresses of a sequence of I/O operations to be executed.
The 10C will write into main memory data received from the data bus as
directed.
Main Memory to IOC
The main memory will provide response and parity check signals to the IOC
followed by a sequence of commands to be executed by the IOC. The main
memory will provide data to the IOC fo r transmis sion to the data bus or
auxiliary memory.
10 C to Data Bus
The 10C will issue commands and data to the data bus. Commands will be
used to control data bus device operations. Data will be provided to the
data bus for transfer to storage or corn.munications devices, or to control
subsystem and experiment operations.
Data Bus to 10C
The data bus data stream will contain status information from terminals,
RDAU's and other devices, and data to the IOC in response to IOC
commands.
IOC to Auxiliary Memory
The IOC will provide commands, instructions, and data to auxiliary memory
devices. The IOC will directly interface with the auxiliary memory for
faster access and reduction of data bus traffic. Commands for power on/off,
read, write, and other switching purposes will be issued.
Auxiliary Memory to IOC
The auxiliary memory will provide status information, instructions, and
data to the 10 C. The auxiliary memory will interface directly with the 10 C.
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I/O Controller to Bulk Memory
The I/O controller will provide commands, instructions, and data to the
bulk memory devices through the data bus. Commands will be for power
on/off, read, write and other switching purposes.
Bulk Memory to I/O Controller
The bulk memory will provide status information, instructions, and data to
the I/O controller through the data bus.
Data Bus to Auxiliary Memory
The data bus will provide instructions and data to the auxiliary memory unit
via a data bus terminal. Typical informatiol1 to be transferred consists of
infrequently used instructions and data from bulk memory, or experiment
data which requires buffering before processing, bulk storage, or RF com-
munication to the ground.
Auxiliary Memory to Data Bus
The auxiliary memory unit will provide instructions and data to the data bus
via a data bus terminal. Typical information to be transferred includes
buffered data for bulk storage or transmittal to ground station via rf.
2. 1. 3 Multiprocessor System Configuration
2. 1. 3. 1 Introduction
,This section of the report presents the results of a task to configure a Space
Station multiprocessor utilizing the SUMC processor. A companion task to
configure the I/O for the multiprocessor is presented subsequently. The
multiprocessor description is divided into two primary sections: Sec-
tion 2. 1. 3. 2 is a summary of the configuration and its features, and Sec-
tion 2. 1.3.3 is a more detailed description of the design. A glossary of
abbreviations is given in Table 2-3.
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AALU
AM
ATR
ATU
B
CCR
CCU
CPU
CSR
CSU
D
DBT
FPM
FPU
IAROM
IC
ILR
INSTR
I/O
IOCC
IOC
IR
MAM
Table 2-3
ABBREVIATIONS
accumulator
arithmetic 10gic unit
auxiliary memory
address translate register
address translate unit
base
configuration control register
configuration control unit
central proces sing unit
communications state register
communications state unit
displacement
data bus terminal
floating point multiplexer
floating point unit
instruction address read only memory
iteration counter
initial load reset
instruction
input/ output
input/ output channel controller
input output controller
instruction register
memory address multiplexer
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MAR
MM
MMU
MPX
MQM
MQR
MR
MROM
MRU
PC
PRM
PRR
PSA
PSR
ROM
RSMU
SCU
SPM
SUMC
x
z
Table 2-3
ABBREVIATIONS (Continued)
memory address register
main memory
main memo ry unit
multiplexer
multiply/quotient multiplexer
multiply/quotient register
memory register
microprogram read only memory
multiplexer / register unit
program counter
product/ remainder multiplexer
product/ remainder register
preferential storage area.
preferential storage register
read only memory
reconfiguration state monitor unit
sequencer control unit
scratch-pad memory
space ultrareliable modular computer
(SUMC abbreviations have been used
as defined in Baseline Documents
and included herein. )
index
absolute address (D+X+B)
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2. 1.3.2 Surrunary
General Features
Figure 2-6 shows the multiprocessor block diagram. As described herein a
maximum configuration would consist of:
4 processors (CPU's)
15 memory modules (MM's)
3 input/output controllers (IOC's)
Fewer elements of each type can be used although it would not be a multi-
processor unless two or more CPU's were used, and several MM's would be
expected. Similarly, more units of each type could be accommodated by the
design concept but the addressing would have to be expanded.
The multiprocessor has the following general features:
A. Any CPU or IOC can directly address any MM module.
B. The executive program can reconfigure the system to accommodate
changing needs or hardware malfunction, if it is so designed.
C. Because of the shared memory, several CPU's can work from a
common set of separate program units without "rolling" programs
in and out of main memory modules.
D. Selected groups of hardware elements can be configured into an
independent subsystem for maintenance/ checkout, software debug,
bringing up new subsystems, etc.
E. Base register addressing facilitates relocating programs in
memory, or double indexing.
F. Hardware memory module address translation divorces logical
module addresses from hardware addresses allowing contiguous
program addressing independent of the particular memory modules
actually in use.
G. Use of standardized, general interfaces facilitates the addition or
interchange of CPU's, memories, or I/O hardware to or in a par-
ticular configuration.
H. Storage keys minimize the impaci of software or hardware
addressing errors by protecting software memory blocks from
unauthorized access.
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1. Memory access timeouts prevent CPU or IOC hangups from
memory failures.
J. Multiprocessing oriented instructions will be implemented in the
microprogram control storage.
K. 1£ any CPU goes into the reconfiguration state, all other CPU or
IOC operation is inhibited by hardware, so that reconfiguration
commands and data can use normal data paths.
Operation
Multiprocessor Operation-The primary operating mode of the system is as
a multiprocessor. In this mode the tasks will be entered into the system
through some man/machine interface such as a keyboard. The executive
control program will then determine the configuration required to meet the
processing.
As each processor within the multiprocessor configuration completes a task,
it will utilize the task assignment portion of the executive program to deter-
mine. the next task assignment. A T EST AND SET instruction is used to
insure that only one CPU is performing a single-specific task at a time.
As a task is assigned, the CPU will obtain: the necessary storage keys, base
register values, address translation data, and interrupt/privileged instruc-
tion mask words to allow successful execution of the task.
Four basic states are provided for the control of the operating modes of the
multiprocessor elements, as shown in the following table.
State Mode Options
0 Off-line l. Test~' - Can be recalled
via state 3 CPU.
2. Isolated):o:< -Manually
isolated via interface
isolate sY/itch.
1 Nonoperating l. Powered up but halted
(enables power-down
command).
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State
2
3
Mode
Operating
reconfiguration
Options
Normal operating state.
CPU Only- Enables execution
of Load CCU External
instruction.
*In this mode, the element is not available for normal multiprocessor
use.
~:o:<In this mode, the executive control program cannot alter the CCU in
any way.
Typical experiment scheduling will require a varying processor capability.
As the need for new configurations arises, one processor under executive
control will establish the new configuration. Since reconfiguration (state 3)
halts all operation outside the reconfiguring CPU, the normal reconfiguration
sequence would cause the other CPU's and the IOC's to establish a condition
where they can halt without bad effects on system operation; i. e., I/o opera-
tions, etc., will be shut down. When a satisfactory quiescent state has been
achieved, the reconfiguring computer will!. be instructed to enter state 3 by
the executive and reconfigure the system. Since reconfiguration is achieved
by a single computer, a reconfiguration state monitor unit (RSMU) is pro-
vided to safeguard against failures during reconfiguration.
Abnormal Operation-Normal reconfiguration has been described as an
orderly process leading to a relatively quiescent state before any CPU
enters state 3. However, abnormal operation resulting from hardware
failures or software inadequacies can make an orderly shutdown impossible,
and that is why the dominance of state 3 has been provided. It allows
removal oian uncooperative hardware element from the system. In that
case, some rollback to a previous checkpoint will be necessary to pick up
the operations of the failed unit.
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General Characteristics
CPU's-The CPUs in the multiprocessor will be the SUMC CPU's, with minor
changes to the control storage area and with a configuration control unit
(CCU) added. The CCU performs the following tasks:
A. Control the CPU state-operating, powered down, off-line, or
reconfiguration.
B. Enable/inhibit communication with other CPU's, memories, and
10C's.
C. Translate logical (program) addresses to hardware addresses.
D. Provide hardware starting address for preferential storage area in
main memo ry.
Main Memory-The main memory of the multiprocessor can be any storage
technology so long as the speed is compatible with the CPU performance
requirements; i. e., if an add time of 2. 0 tJos is required, a memory cycle
must be 1. 0 j.Js or less. The memory/ CPU interface is asynchronous, so
that CPU's and memories with varying performance characteristics can be
mixed without hardware impact. To facilitate this, the MMU's will contain
address and data registers. The MMU's will have the following
characteristics:
A. 16 K-word capacity.
B. 32 data bits plus parity.
C. A separate storage section for storage keys.
D. A multiport interface (one for each CPU and lOC)o
E. A configuration control unit having state control and communication
control similar to that of the CPU.
lnput/Output-Al~I/O operations are controlled by the lOCo Once initiated
by the CPU, the 10C works with the MMU's and data busses without requiring
CPU activity to control I/O operations. CPU/laC communication can be by
CPU interrogation, laC-generated interrupt, or via memory locations. The
laC's are described in a separate section of this report.
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Fault Detection
Fault detection is a complex topic, and it is not within the scope of this
investigation to give a detailed treatment of the subject; however, there are
some comments which should be made about multiprocessor-unique 'aspects
of fault detection.
A. In the normal multiprocessor mode, standard self-test software and
hardware can be augmented by redundant elements to aid in detec-
tion and isolation of faults. Using good units to aid in testing bad
units improves coverage and confidence in self-test.
B. This multiprocessor advantage is lost during the simplex reconfig-
uration operation. Therefore, a reconfiguration state monitor unit
(RSMU) is provided as special test hardware to detect major mal- '
functions during reconfiguration.
The RSMU has the following features:
A. Fail-safe by duplex implementation.
B. Testable by the CPU's.
C. Detects multiple state 3' s.
D. Detects excessive time in state 3.
E. Activates alarms and generates an interrupt to the CPU's, but does
not initiate reconfiguration or shut down the system.
A more detailed description of the RSMU is given in the system description
part of this report.
2. 1. 3.3 System Description
SUMC Review
Since the multiprocessor is to be based on the Space Ultrareliable Modular
computer (SUMC) under development at MSFC p those features of SUMC of
interest will be presented. This SUMC description is based on Sperry Rand
Report No. SP-232-0384, "MSFC Advanced Aerospace Computer, II July 1970,
and discussions with R. C. Asquith of MSFC.
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Of particular interest are the SUMC control unit, registers and data paths,
and scratch-pad memory. A block diagram of SUMC is shown in Figure 2-7.
A. Control-The SUMC is controlled via a microprogram read only
memory (MROM) which contains 1024 80-bit words.
B. Scratch-Pad Memory (SPM)-A 64-word by 32-bit scratch-pad
memory is used for general arithmetic registers, base registers,
index registers, the instruction counter, and temporary storage.
C. Data Paths -The flow of data through the SUMC can be seen by
referring to the block diagram. These data paths are not altered
for application of the SUMC to a multiprocessor configuration.
Registers in the multiplexer / register unit (MRU) hold data fo r
storage, SPM, the floating point unit, and the control unit.
It should be noted that the outputs of the MROM and SPM are stable as long
as the input address is held. This sometimes relieves the need for registers
in other parts of the logic.
The SUMC block diagram shows that the instruction translation is a two-step
operation: (1) the eight-bit operation code addresses a 256 -word by ll-bit
read only memory. (2) Ten of the bits from the instruction address read
only memory (IAROM) are used as the initial address of the MROM for
execution of the instruction. The eleventh bit from the IAROM tells whether
a memory cycle is required for obtaining a second operand from main
memory.
Two possible instruction formats are shown in Figure 2-8. The sequence
of events in the control unit (CU) associated with the fetching and execution
of a typical instruction is shown in Figure 2-9. The actual instruction exe-
cution is shown as block 5 under control of the MROM. As can be seen by
the loop from block 7 back to block 4, two or more control words from
MROM can be chained to perform complex instructions, and the instruction
set can be changed by altering (customizing) the contents of MROM and
IAROM.
Figure 2-10 shows a more detailed sequence for the instruction fetch cycle.
The read cycle shown during ROM cycle 4 is for the second operand and is
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controlled by a bit of IAROM as previously mentioned. Figure 2-11 shows
the format of the MROM words. Use of 72 of the 80 bits is shown. Addi-
tional bits will be used for the microprocessor configuration.
Configuration Control Unit (CCU)
The CCU is the most significant element of hardware which must be added
to simplex computers to make a multiprocessor. The CCU has three main
parts: addres s translation, communication control, and state control. All
hardware elements have a CCU; however, the main memory modules do not
have address translation, and the input/output controllers have no preferen-
tial storage register.
Address Translation Unit (ATU) -Programs are written without regard to
the physical memory module where they will be loaded. The program
address, called a logical address (ZL)' is the sum of the displacement from
the instruction word and the base and index registers if they are called out
by the instruction word; i. e. ZL = D + (X.) + (B.). The ATU replaces the
1. J
memory module designation part of the logical address with the physical
address of the module containing the information. Additionally, a special
memory reference is provided for a preferential storage area (PSA). Here
not only the physical module but a part of the address within the module is
provided by the ATU. Figure 2-12 shows the format of the addresses before
and after translation.
An interconnection diagram of the ATU to a CPU is shown in Figure 2-13.
This diagram shows how the existing SUMC data paths are used for loading
and storing the address translation registers (ATR). Figure 2-14 shows a
working-level'block diagram of the ATU for a CPU. The logical address ZL
comes into the ATU. its module designation is decoded, and if nonzero is
used to gate the contents of a four-bit register (in either ATR-l or ATR-2)
into a physical module select decoder. If the decoded logical module designa-
tion is zero, the PSA module is selected, and the PSA value of K is used
instead of the logical value of K. As an optional feature, a primary and
alternate memory module can be designated as PSA. Th'e same starting
address would be used within both modules.
34
R
26
6
FI
E
LD
SP
M
A
LU
A
LU
M
U
LT
IP
LE
XE
R
S
t
A
LU
CO
NT
RO
L:
S1
S6
!!:
'1
sa
59
S1
0
S1
1
A1
A
3
A
4
A
6
A
7
A
14
A1
S
A
17
A1
S
A
19
A
20
A1
1
A
12
I
IF
I
Iw
I
I
I
I
IF
IC
I0
AD
D
R
ES
S
A
C
E
M
PX
A1
M
PX
81
M
PX
B2
A
D
D
E
R
1
A
D
D
E
R
2
C
L
F
\
V'
SU
BF
IE
LD
,
w U
l
R
EG
IS
TE
R
+~RE
G.SET~
C
O
N
TR
O
L
M
E
M
-
R
EG
.M
U
LT
IP
LE
XE
R
S
A
l1
R
'2
R
13
:
M
1
R1
R
3
R
4
RS
R
7
RS
R
9
R
10
M
2
C1
C4
C5
C6
C7
C
16
p
M
M
M
S
E
a
-
IC
PA
M
5
M
A
M
S
M
O
M
I
P
M
EM
IN
XF
ER
AD
D
R
ES
S
A
Q
C
O
N
TR
O
L
C
C
•
f--
=::
+7
p::
-l
t:
;EA
L~4
F
s
i
F6
F7
'.
:~X
:1
IMr
.E
8IT
IEJ
JJ
n
O
F
80
BI
TS
US
ED
Fi
gu
re
2-
11
.
M
ic
ro
in
st
ru
ct
io
n
W
or
d
Fo
rm
at
fo
r
th
e
M
ic
ro
pr
og
ra
m
m
ed
Re
ad
O
nl
y
M
em
or
y
(M
RO
M)
e>
UN
US
ED
M
OD
UL
E
~lL
OO
MO
D~
LE
U
3-
14
)
"
-
-
A"
l[»
DR
ES
S
B
IT
S
.
'
~4)
-
{3
2)
K
II
L
-~
<G
EW
ER
AT
JE
lD
l
~E
R(
\)
~
4
ff
il
n~
NO
N~
ZE
R
O
AJ
D)1
D)R
ESS
W
IT
H
IN
M
M
M
O
D
U
LE
!1'
l
5'
fO
lR
AG
E
AD
Dl
Rl
E~
O!..
CiJ
iGI
TC
AlL
)
(O
OG
l1C
AJ
L
AN
D
PH
Y
SI
CA
L
A
R
E
g
(lLO
GX
CA
lL.)
1rl
li1l
E
SA
M
E)
~ !M ~ W ~ ~ """ e=
T
R
A
l'S
L
A
T
E
D
'!i'
lR
lA
NI
'3L
A'
irE
ll)
< 00
ST
O
R
A
G
E
~
~X
'K
'~
DE
FID
.\J"
E
~ 0
AD
DR
ES
S
l?H
nf
SK
CA
lL
~ {)
(P
HY
SI
CA
L)
M
M
M
O
D
U
LE
1\r
o
u
;I
;
.
G
EN
ER
A
TE
D
PS
A
ZE
RO
~
ZJ
El
il
O~
~l
El
R©
$
W
G
XC
AL
W
IT
H
IN
R
E
FE
R
E
N
C
E
1
1
lP
~A
3L
O
C
K
(L
OG
IC
AL
)
00 t» ;I
; ~ ~
TR
AN
SL
A'K
'lE
:lD
>
W
~
J?l
IF
tJE
mr
©l
RE
li)
41
JaX
'K'
$
J?
lll
m
m
'©
:R
ED
~I
T$
LO
GX
CA
JL
,'W
XT
HX
N
!&
l
[:.
,
lR
EF
ER
EN
CE
JO
EW
XN
E
lP
'H
ym
CA
K,
D
E
n
N
E
ST
AR
'K
'
PS
A
BL
OC
~
&oJ ~
(P
HY
SI
CA
L)
M
M
M
O
DU
Ll
Z
!l
TO
!l5
A
D
D
R
ES
S
O
F
PS
A
<
B
llO
C
K
tI:
l ~
lL
OG
XC
AL
A
N
D
PH
Y
SI
C
A
L
A
D
D
R
ES
S
'lN
XT
HI
N
M
M
M
O
D
U
LE
N
O
TE
:
L
is
th
e
a
dk
lllf
®s
s
w
Hh
Rn
pr
re
Jre
lre
nti
aJ
J
Sl
to
:ra
ge
an
rJl
m:
:
is
Pa
lIf
t
oJr
~hl
S
PS
A
a
dd
re
ss
pr
ov
id
ed
by
th
e
A
TU
.
Path for Logical to Physical
Address Translation
...,
I
I
r-----
!
r--- --..,
, I
: (FPU) ......-
L ..-J
Storage Address IN
r -, (:hi;al) _
Address / V _r~t--J..--.......-~__---.I Translation .1-~_-+:~: (MMU)
I Storage Address I Unit I
: IN (Logical) : (ATU) I L - - -
, I I
, I I
~ 1-..---:...1-----~ I
I Address TranslateI
'I Data for ATU I
I I During Load of
I ATU I
I
I Ii I Controls for Load I
of ATU ~
I I I I
, I Controls ftJ'r store
I of ATU f>1 II )1 1--_..... 1
I g: Contents of ATU J
I : During Store of L _ _
~ __ (M~U)__ .-J ATU
Figure 2·13. ATU/CPU Interconnection
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Figure 2-15 shows the interconnection of the ATU for an IOC. This ATU is
like that of a CPU, except that no PSA is used, and load and store ATU is as
shown (with memory).
Communication Control-Each functional element of the multiprocessor has
communication control logic as part of its configuration control unit (CCU).
This logic uses the communication state register (CSR) to enable/inhibit
communication with other elements of the system. This feature provides
the ability to isolate hardware elements from the multiprocessor and pro-
vides redundancy in setting up communications with memory in the multi-
processor configuration; i. e. , for a CPU or IOC to be able to read or write
in a memory module, the ATR of the CPU or IOC must contain the physical
module address of the MM, the CPU or IOC's CCR must be enabled to com-
municate with the MM, and the MM must be enabled to communicate with
that CPU or IOC. Thus, inadvertent alterlng (or using) of MM contents due
to software errors or hardware faults is minimized.
A listing follows which shows the communication control between units. It
can be seen that the CPU can control transmitting and receiving from other
CPU's and IOC' s independently, for added flexibility.
A. Definition of Communications for CPU:
15 bits for MM modules
4 bits for transmit to CPU control
4 bits for Receive from CPU control
3 bits for transmit to laC control
3 bits for receive from 10 C control
29 bits
B. Definition of Communications for MM:
4 bits
. 3 bits
7 bits
for
for
intercommunications with CPU
intercommunications with IOC
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C. Definition of Communications for IOC:
15 bits
4 bits
19 bits
for
for
MM modules
Intercommunications with CPU
State Control-All states and their options are provided in the CPU's.
State 3 is not applicable to MM's or IOC's. When a unit enters state 1, it
will complete its present operation then halt:
A. CPU - Complete current instruction but do not initiate next fetch
cycle. Hold until operational state is reestablished or unit is
turned OFF.
B, MMU - Complete present m'emory cycle; then hold BUSY line up to
inhibit further use.
C. IOC - Complete transfer with device now addres s ed but do not initi-
ate communication with new device.
The CSR is used for state control as well as communication control. The
following table shows use of three bits for state control. A single bit is
reserved for state 3, and this bit is used only by the CPU's CSR.
State CSR Code
0 0 0 0
1 0 0 1
2 0 1 0
3 1 1 0
Complete CSR usage is shown in the following table.
Unit Communication State Total
CPU 29 3 32 bits
MMU 7 2 9 bits
IOC 19 2 21 bits
If any CPU goes to state 3, the following conditions apply:
A. All other CPU's will stop at the end of the present MROM cycle.
B. State 3 for all other CPU's will be inhibited.
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C. All laC Is will be stopped immediately. Incoming data, if any, will
not be proces sed, and no data will be transmitted, even if expected
by a device.
D. The state 3 signal will not alter the contents of the CCU's for other
elements, but will enable a LOAD CCU EXTERNAL instruction for
all elements.
E. A state 3 CPU can use any memory module not manually isolated
from the system,
State 3 is terminated as follows:
A. The state 3 CPU executes a Load CCU Self to return to state 2,
B. Removal of the state 3 signal from the other CPU's will allow them
to operate according to their present CCU contents, If the CPU had
its CCU loaded during the reconfiguration, it will start a new
instruction fetch cycle. If the CPU was not altered in reconfigura-
tion, it will continue executing its MROM as if never halted.
C. IOC's will operate according to their present ceu, assuming that
they have been properly initialized during reconfiguration to
unscramble any I/O operations which were affected by the state 3
halt.
CCU Loading - Two instructions are provided to load the registers in the
CCUI S : Load CCU Self (LCCU/S) and Load CCU External (LCCU/E). The
LCCU /S instruction is used by any CPU to load its own CCU, whereas the
LCCU / E is used for changing the configuration of another CPU, an IOC, or
a MMU.
Existing data paths are used to the maximum extent in reconfiguration;
therefore, data for loading external CCUI s comes from MMU' s on the mem-
ory bus es. During LCCU / E, the CCU of the state 3 CPU participates in
memory addressing in the normal way. Performing LCCU /S cannot simul-
taneously use the ATR's and change them so data are taken from SPM for the
self load.
42
Other features of LCCU/E are as follows:
A. LCCU /5 does not require state 3.
B. LCCU / E requires state 3.
C. For LCCU /5, the contents of SPM goes via the MaR to the CCU
registers. Five bits of the D field of the instruction word selec-
tively inhibit loading of ATR-l, ATR-2, ATR-3 (PSR), and the state
and communications portions of the CSR. The A field of the
instruction word identifies the first of the four SPM locations used
to load the four CCU registers.
D. For LCCU / E, main memory is addressed normally (Z L = D + X + B)
to obtain the data for loading the four CCU registers. The CPU,
laC, or MMU is selected by 1 of 22 bits in SPM addressed by the
A field of the instruction word. Five other bits of the same SPM
word are used to selectively inhibit loading of AT-I, AT-2, etc.,
the same as the D field is used for LCCU /5.
The LCCU instructions and other instructions associated with the CCU are
shown in Figure 2-16.
Storage Protection
Three features are provided to help eliminate potential impact of one CPU
on another by simultaneous use of the same program or a CPU using the
wrong storage area: read protection, write protection, and subroutine
lockout.
Every time memory is addressed, the most significant bits of the address
are used to access a six-bit word contained in a separate small section of
memory. The six bits include one bit for read protect, one for write pro-
tect and a four- bit key word, which functions as follows:
A. If the read bit is a 1, the CPU supplied key must match the stored
key or the memory will not s end the data to the CPU and a key
violation signal will be sent to the CPU.
B. If the write bit is aI, the keys must match or the CPU data will not
be stored and a violation signal will be sent to the CPU.
C. If neither bit is a 1, all requests for memory service will be
honored.
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The size of memory block which is protected is a trade between potential
storage inefficiency (too large a block) and requiring a large storage for
the keys (too small a block). The block size will likely be in the range
of 128 to 512 words. Thus, an MMU of 8,192 words would require a key
storage area of 16 to 64 six-bit words.
Storing of protection keys in memory will be by a special instruction-
"Establish Protection Word" -which will be a privileged instruction. Four
bits of the PSR will hold the protect key for the CPU, A II Load Protect
Key" instruction will be provided for loading the key in the PSR and a "Store
Protect Key" will allow storing the data in merrlOry or SPM.
To prevent more than one CPU from executing such programs as the
executive control program at the same time, a "Test and Set" instruction
is provided, which performs as follows:
A, A "protected program" has a storage location two words ahead of
it which contains zeros or a "busy" code,
B, A Test and Set instruction reads the contents of this storage loca-
tion and, if it is a busy code, the CPU is notified by incrementing
the instruction counter by on"e (to a location containing a jump to the
busy routine), If the contents of the tested location is not a busy
code, a busy code is stored in that location. Then the instruction
counter is incremented by two to the beginning of the protected
routine,
C, If a Test and Set instruction tests a not-busy location, the MMU
busy signal will not be dropped until after setting the location to the
busy code.
D, The test location can be cleared by a conventional store signal.
To provide flexibility in reacting to a busy signal, a "Delay" instruction is
provided to allow the program.mer to insert a delay (count n MROM cycle
times) if he wishes. Of course, the "Busy Routine" could also branch to
other functions before trying the protected program again,
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Executive Control
The proposed hardware features allow considerable flexibility in creating
a powerful Executive Control Program (ECP). Some of the salient features
are summarized here. A detailed description is given in Appendix A of
this report.
A. Direct CPU to CPU and CPU to IOC communications augment com-
munication through storage to provide redundancy and "instantan-
e ous" ace e s s.
B. Any CPU can execute the ECP.
C. Through state control and the ECP, any CPU can remove a mal-
functioning CPU from the system.
D. Through state control and special instructions, the ECP can power'
up and down any unit.
E. Special instructions are included to initialize I/O.
F. Upon task completion, each CPU returns to the ECP for a new
as signment.
G. All configuration control can be done by the ECP.
To facilitate a CPU identifying its elf, aStor e Identity instruction is included.
This instruction generates a signal via MROM decoding which forces one of
four bits in the PRR. The contents of PRR is subsequently stored using
normal addressing. Installation wiring determines which bit of the PRR is
set. Any CPU plugged into the location identified for CPU 1 will have bit one
set, etc.
Preferential Storage
An area within main storage is identified as the preferential storage area
(PSA) for that CPU. Preferential storage is provided to allow simple logical
addressing to selected critical program linkages, status data, restart data,
etc. The PSA has the following features and characteristics:
A. Any logical address with zeros for the module number is identified
as a PSA address.
B. In PSA addressing, the most significant k bits of the address come
from the PSR, and the least significant m bits come from normal
logical address ZL = D + X + B.
46
C. If a PSA address overflows the PSA size, an invalid address
indication is given by the ATU.
D. The PSA can be addressed normally using a full logical address
translated through ATR-I or -2.
E. As an option, the PSA can us e special instructions such as Load or
Store PSA with bits from the instruction word used directly to
modify the logical address. This would make the PSA seem like
several small tables rather than one large one.
F. An option has also been described for having an alternate PSA
located at the same relative location within a different MMU.
Reconfiguration State Monitor
The reconfiguration state (state 3) should be monitored separately from CPU
operatio~s. When reconfiguration is required and "state 3" is entered, it is
good design that an external (hardware) monitor supervise timely entry
into and exit from state 3 independently of "operator" type supervision. The
functions as signed to the monitor should include the following:
A. Verification that state 3 did occur when expected.
B. Verification that state 3 occurred within a preprogrammed time
interval.
C. Verification that the system was configured into a minimum viable
configuration.
D. Signal "ALARMII upon detection of improper operation.
The executive program knows when it needs to reconfigure. It is reasonable
to expect that the reconfiguration executive program can estimate the
expected duration of the reconfiguration process. In those areas where the
duration is uncertain, a reasonably higher duration interval would be speci-
fied. As a part of programming precautions, the entry into the loop to "Go
to state 3" would be preceded by an lienable" function. The instruction
II Enable'l signals the monitor that a reconfiguration will follow, thereby
setting the stage for the operation.
The reconfiguration state monitor unit (RSMU) is shown as a part of the
multiprocessor system in Figure 2 -17 and as a unit block diagram in
Figure 2 -18.
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Instruction "Enable"
from CPU 1 or 2 or 3 or 4
rTo Start Time Out J
~nd to Advance Carry
60 Cycle Counter
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Alarm Interrupt
to CPU', 1, 2, 3, and 4
Figura 2·18. RSMU Block Diagram
Alarm Logic
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Alarm to Remote
Reconfiguration may be executed in program "stages." Each stage would be
separately and independently monitored. The executive program first would
"enable" for reconfiguration. The instruction Enable is used to start a
binary timeout counter in the RSMU. The timeout is used to define the
reconfiguration period. The RSMU will check that the reconfiguration was
begun and was completed in the timeout period, and, if not, would signal
Alarm.
As the reconfiguration period is a variable depending on the amount of
configuration definition to be changed, it is efficient to be able to specify
different timeout periods consistent with the work to be done. To provide
for a variable time multiple use is made of the instruction Enable line.
Upon first execute, the Enable starts the RSMU counter. Upon subsequent
executes, the Enable advances the high-order carry of the binary counter
so as to halve the timeout. This is shown logically on Figure 2-19. Addi-
tional timing details of the variable programmed timeout is shown in Fig-
ure 2-20.
Having provided a monitor, and having provided an instruction to start and
set a variable timeout, it now remains to state the conditions to be super-
vised. The Alarm logic is shown on Figure 2-21.
The Alarm logic looks at the state 3 lines from each CPU. If state 3 behaves
as expected, Alarm will not be signalled. If state 3 does not behave as
expected, Alarm is signalled. If the reconfiguration is signalled as com-
plete, the timeout condition is forced to early completion, thereby not
requiring a wait through the preset timeout period and thereby ending the
monitor operations for the one period, allowing for immediate readines s of
the monitor for the next .reconfiguration period. The timeout period is
forced to early completion when the state 3 condition is ended.
In addition to checking that state 3- behaved as expected, the Alarm logic can
be expanded to include a check that at time of expiration of timeout the sys-
tem was configured into a minimum acceptable viable state, such as a mini-
mum of two CPU's in state 2. The RSMU can be designed to detect all
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reasonable state associated logic constent with keeping the RSMU simple to
enhance its reliability.
The importance of the state 3 monitor function requires that all reasonable
care be taken to assure reliable detection and alarm. A duplexed RSMU is,
therefore, recommended. Either RSMU can signal Alarm. The two RSMU's
work in parallel, but independently. Duplexed RSMU's, periodically exer-
cised and checked for operability under CPU control, provide reasonable
assurance of reliable monitoring, detection, and alarm. By allowing each
to be separately locked in Alarm state, the other can be uniquely tested for
operability of all its modes.
The Alarm from the RSMU is signalled both to the remote world and to
the CPU. If the CPU is well, the Alarm Interrupt when masked ON will
provide opportunity for CPU -directed reset and recovery. The Alarm can
only be reset through the external world, either by the CPU through the Data
Bus to Device Terrrlinal link or by an operator, either local or remote control.
Should the multiprocessor system desire, it can ignore the Alarm, but the
Alarm signal to the external world would continue.
If CPU's become stuck in state 3, the Initial Load Reset (ILR) function is a
necessity to bootstrap the system into operability.
If CPU's are not stuck in state 3, but operating incorrectly, then it is
possible for the Alarm interrupt to the CPU to call in needed software to get
the system into a more viable state. If the CPU is well, it will have the
option of turning off the Alarm via the data bus. If the CPU cannot get
through to, the Alarm to reset it, then the Alarm signal remains on until an
operator turns it OFF.
An initial load (bootstrap) should be provided to allow startup with all
MMU's and SPM's either blank or with unknown contents. The Initial Load
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Sequence (ILS) is preceded by a master clear signal which zeros all CPU
registers, with the following exceptions.
A. One CPU is placed in state 3.
B. All other CPU's are placed in state 2,
C. All communications are enabled.
ILS is started by external generation of one of four initial load signals
ILS-l through -4. The number of the CPU placed in state 3 corresponds
to the number of the ILS signal. The ILS forces an ILS op code and
address zero. Via MROM, the ILS instruction loads a short bootstrap
starting at address zero. Upon completion of the bootstrap load, the pro-
gram counter is set to address zero and normal processing starts. The
bootstrap loaded now initiates a memory load from a mas s memory until a
special end of block signal is detected. Control is then transferred to a
startup routine via an interrupt, and normal software takes over,
2. 1. 4 SUMC Development Requirements
This section summarizes recommended changes and associated rationale for
extension of the basic SUMC capabilities to multiproces sor and specialized
input/output operations. It includes interrupt processing, storage protec-
tion, and privileged instruction features which may be incorporated in
either simplex or multiprocessor configurations. References are included
to other sections of the report for more detailed explanation of the changes
recommended.
2.1.4. 1 Multiprocessor Operations
The basic requirement for a multiprocessor in the Space Station Program is
the ability to configure the system elements to meet the particular computa-
tion requirements or to overcome malfunctions when they occur. The
approach outlined in the following subparagraphs summarizes additions and
changes recommended for multiprocessor operations. Further details are
contained in Section 2. 1. 3. This approach was selected because it requires
only a small amount of additional hardware and permits a high degree of
flexibility in configuring an operational system.
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Configuration Control
The approach to configuration control is to provide configuration control
units associated with each CPU, IOC, and main memory module in the
system. These units control the permissible communications paths between
elements, control the state of each element in the system, and translate
from a logical address to a physical address in main memory in order to
facilitate the configuration control proces s. These units involve logic which
may be either physically located within each system ele1l'lent or mounted
separately on an interconnecting assembly. The configuration control units
for the CPU's and IOC' s consist of communications and state control regis-
ters and address translation units. The main memory module configuration
control units contain only the communications and state control registers.
Communications Control- Permissible communications paths are established
under executive program control through the use of communication control
registers and input/ output gates associated with each element in the system.
The setting of communication control register bits controls input/ output
gates between CPU's and IOC's, CPU's and main memory modules, and
IOC's and main memory modules. Loading and stoX'ing of the communica-
tions control registers is illustrated in Figure 2 -22. After loading, the
contents of the communications control registers are read into a preferential
storage area in main memory for verification and reference purposes.
State Control- The state of each element in the system is established by any
CPU which is directed under executive program control to configure or
reconfigur e the system. Each element has an as sociated state control regis-
ter which is decoded to determine the state of that element. The states
include maintenance, standby, operational, and a special reconfiguration
state used only by CPU's to establish the configuration of the system. The
state registers are loaded and stored similarly to that of the communication
control registers described above.
Address Translation-The address translation feature allows the reassign-
ment of memory locations between memory modules when the system is
reconfigured. This allows one memory module to be substituted for another
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without extensive software modifications. For example, if one memory
module is malfunctioning or being maintained, another memory rnodule in
the system may be substituted by changing the module translation address.
Implementation of the address translation feature is illustrated in Fig-
ure 2-23. Two address translation registers (ATR-I and ATR-2) contain
fifteen sets of four high-order bits defining the translated memory module
address (one set per module). The logical address defined by the computer
program is translated to the physical address by referring to the translated
module address stored in the address translation registers. The translated
module address is then decoded to select the particular memory module to
be accessed. A preferential storage register (ATR-3) indicating the start of
the physical preferential storage area associated with each CPU and IOC
may be identified. The preferential storage area is indicated when the four
high-order bits of the logical address are all zeros. Loading and storing
the contents of the address translation registers is similar to that described
under configuration control.
Multiprocessing Instructions
Instructions neces sary to control the configuration of the multiproces sing
system are illustrated in Figure 2 -16. Details of the multiprocessing
instructions are contained in Sections 2. 1. 3 and 2. 3 of this document. These
instructions are required for the loading and storing of the configuration
control registers and controlling the state of elements within the system.
The LCCU and SCCU instructions are required to load and store the CCU
from its own associated CPU. The LCCU IE and secu IE instructions are
required to load all other CCUs from the CPU controlling the configuration
process. The "Fetch after Stopped State" is an automatic instruction which
starts with the logical zero of each CPU's preferential storage area to
initiate CPU operation s under the :new configuration. Instructions to power
up or power down system elements ar.e accomplished through direct control
to the element involved while the system is in the reconfiguration state.
A Test and Set instruction is required to determine whether or not particular
blocks of storage are being used by another CPU, and thereby are not
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accessible to the requesting CPU. This is accomplished by testing the
status of a bit in a status indicating register representing the status of the
block in question.
A Delay instruction calls for a programmed delay of n microseconds as
specified in the instruction. This instruction is us eful following a test and
set instruction to avoid repetitive attempts to access a particular storage
block when that block is unaccessible.
A Store Identity instruction is used to identify to the executive program
which CPU is performing tasks defined by the executive.
Direct Control Lines
A number of direct control lines must be added between each CPU and all
other CPU's, IOC's or main memory modules in the system. These lines
perform the following functions:
A. Control the loading and storing of data for the configuration control
unit registers.
B. Command all other elements to the reconfiguration state under
direction of a CPU controlling the reconfiguration process.
C. Select (via address translation units associated with each CPU
and IOC) the memory,module to be addressed.
D. Provide response signals from main memory module to IOC or
CPU indicating that a memory access request has been received and
is being executed.
E. Control the loading of storage protection keys in main memory
modules.
F. Control power up and power down operations for each element in
the system.
G. Receive interrupt signals from other system elements.
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Configuration State Monitor
A configuration state monitor is required to assure that the system is not
locked up in the reconfiguration state. The configuration monitor tests to
see if the reconfiguration state has been cleared up at a certain time after
the reconfiguration state was initiated. If not, a signal is sent out to notify
the crew or four ground stations via telemetry. A detailed description is
given in Section 2. 1. 3. 3.
2. 1.4.2 Interrupt Processing
Interrupt processing is required for reasons such as:
A. Service input/ output channel upon completion of message to/from
data bus to start next message.
B. Resolve problems when parity or memory protect errors are
detected by other elements.
C. Protect vital memory data during power failures or transients.
Interrupt proces sing may be implemented in either of two ways:
A. Single-level, in which all interrupt sources have the same level of
priority
B. Multiple-level, in which some kinds of interrupts have higher
priorities than others, and thus are processed first.
The single level interrupt concept is illustrated in Figure 2 -24. This con-
cept requires the addition of an interrupt signal register, mask control
register, interrupt address register, and associated control logic. Opera-
tional details are discus s ed in Section 2. 1. 3.
The multiple -level interrupt concept is illustrated in Figure 2 -2 5. This
concept provides for interrupt of normal operations as well as interrupt of
lower priority interrupts in process, and requires replication of scratch-pad
memory for each level of interrupt and an SPC select register to select the
SPM according to the level of interrupt to be serviced. Mask control is on
an interrupt source basis, and lower level interrupts are inhibited until
higher-level interrupts are processed The multiple-level interrupt details
are discussed in Section 2.1. 3.
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Figure 2-24. Single level Interrupi
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2. 1. 4. 3 Storage Protection
Storage protection is required to prevent unauthorized access to protected
blocks of storage due to programming errors or equipment malfunctions.
The block size which will be protected has not been determined but would
probably be in the range of 64 to 512 words. The storage key is six bits;
one for storage protect, one for access protect, and four for the key if pro-
tected. Each memory module must have a separate part of storage or non-
volatile registers for holding these six- bit storage protect words. The CPU
provides its four-bit key to the memory as a four-bit extension of the
memory address. The CPU loads the key word area of the memory modules
by a special privileged instruction. Thus, one of the memory operating
modes is store protection key.
2. 1. 4.4 Privileged Instructions
Privileged instructions are those which can only be used by the executive
program. A modification is required in the CPU microprogram to identify
these instructions and inhibit their unauthorized use due to programming
errors or equipment malfunctions. An extra bit in the IAROM is proposed.
2. 1.4. 5 Input/Output Instructions
Special input/ output instructions are required to interface with the input/
output controllerB. These instructions are:
A. Begin Input/Output.
B. Halt Input/Output.
C. Test Input/Output.
The Begin 1nput /Output instruction is us ed to initiate a particular input / output
sequence. Detailed execution of the sequence if) accomplished by the input/
output controller operating in conjunction with the main memory for detailed
instructions and data transfers.
The Halt Input/output instruction is used to stop operations on the particular
IOC channel addressed.
The Test Input/Output instruction is used to read the input/ output controller
status register to determine the status of each channel in the IOC.
Further details are contained in Section 2. 1. 2.
2. 1.4.6 Partial Word Manipulation
1£ a significant amount of partial word proces sing is utilized (byte or half-
word) to reduce memory requirements then proces sing time should be
reduced by the inclusion of direct shifting main memory and the CPU.
The shifting could be implemented in conjunction with memory input multi-
plexing in the CPU to accomplish byte or halfword shifting. A half-word
arithmetic right shift currently exists, but a left shift as well as logical
right shifts are desirable for word packing and unpacking.
2. 1. 4. 7 Interval Timer
An interval timer should be provided for operation in conjunction with each
CPU. The interval timer would be used to accurately schedule future pro-
cesses without extensive software overhead. The interval timer should be
programmable to interrupt the CPU for times between 1 millisecond and
64 seconds after timer start.
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2.2 INPUT/OUTPUT SYSTEM DESiGN
2.2.1 Requirements
The Input/Output Controller is required to perform the following functions:
A. Control all data bus information flow.
E.. Control the acquisition of data for onboard data processing.
C. Control the transmis sion of data from the digital computer a.nd
main memory to other subsystem elements.
These functions are performed by two units:
A. Computer Interface Unit (CIU).
B. Subsystem Interface Unit/Computer (SIU /C).
All IOC functions are under the supervision of the Central Processor Unit
(CPU).
2.2.1.1
The CIU
A.
B.
C.
D.
E.
F.
G.
Computer Interface Unit
is required to:
Receive, decode, and control the execution of input/output
command s initiated by the CPU.
Fetch detailed input/output control sequences from main memory
and execute the se control sequences.
Fetch data from main memory for transmission to the data bus
via the SIU/C.
Serialize commands and data to be transmitted.
Des erialize information received from the data bus.
Provide for transmitting data and commands simultaneously to as
many as three data bus channels.
Provide for receiving data simultaneously fTom as many as three
data bus channels.
NOTE: For items F and G the total number of data bus channels
is three. Anyone channel may transmit or receive on the same
frequency, but not simultaneously.
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H. Provide for controlling and performing bidirectional
communications with auxiliary memory units.
1. Provide buffer storage for data and commands being communi-
cated to and from the data bus.
J. Control the storage of information received from the data bus
into main memory.
K. Provide timing and internal synchronization..
L. Signal the CPU upon termination or completion of data communi-
cations.
M. Generate parity bits and test for parity for information stored
and fetched from memory.
N. Provide for testing of IOC operational status under CPU control.
O. Monitor status of data integrity and signal the CPU upon
failure of integrity tests.
2.2.1.2 Subsystem Interface Unit/Computer
The SIU/C consists of three sets of transmitter and receivers and associated
modulation, demodulation, cir cuitry, filte ring, and signal conditioning called
" modems. 11 Each modem operates on a carrier frequency that is separate
from other modems and will use the same carrier frequency for both trans-
mitting and receiving. Each modem will be capable of transmitting and
receiving digital information at rates as high as 10 Mbps.
The functional requirements of the modulator -transmitter portion of each
modem are:
A. Apply premodulation filtering and signal conditioning to input
signals from the computer interface unit.
B. Modulate the modem carrier.
C. Filter the modulated output to confine the signal to its allocated
bandwidth.
The functional requirements of the receiver-demodulator portion of each
modem are.
A. Filter the modulated carrier input from the data bus according
to carrier frequency and bandwidth requirements.
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B. Demodulate the modulated carrier input.
C. Condition the digital output signal to specified voltage levels.
2.2.2 Simplex Input/Output Controller Configuration
The SUMC IOC provides the functional capability of interfacing the SUMC
CPU with the data bus. The IOC is composed of two major blocks: the
Computer Interface Unit (CIU) and the System Interface Unit/Computer
(SIU /C). The SIU /C is a set of modems and associated circuitry which
interfaces the CIU with the data bus. The CIU provides the controls and
timing to interface the CPU with the SIU / Cs. The relationship between
computer, memory, IOC p and data=bus elements is indicated in Figure 2-2~.
2.2.2. I Computer Interface Unit
The CIU consists of three units. Program Control Unit (PCU). Inputibutput
Channel Control (IOCC), and the Bus Channel Control (BCC). The FCU pro-
vides the control and timing to and from the CPU /MM and the attached
channels. The IOCC -under PCU control-sequences p fetches, and receives
data/commands from and to MM and buffers them for the BCC. The BCC
serializes/deserializes the data/commands to/from the modem and IOCC.
Program Control Unit (FCU)
The Program Control Unit (PCU) is the control center between the computing
and memory element and the channel control elements of the processor I/O
function. The major elements of the CPU are the program control, memory
input and output multiplexers, status monitor /register. self test control,
and timing and control (overhead). The PCU controls reque sts to and from
main memory and as sociated parity checking and geneE'ation. Gating con-
trols for the memory input/output multiplexers are generated by the PCU.
The status of the channels and the PCU are maintained in the status monitor /
register portion of the PCU.
Input/Output Channel Controller (IOCC)
The IOCC provides the CIU with the capability of sequential data/command
transmission or reception without direct program intervention. The IOCC
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controls the sequencing of memory address for fetch or store of data between
main memory and the data bus or auxiliary memory. The major elements
of the IOCC are the Sequence Address Register (SAR), Next Instruction
Register (NIR), adder, addres s and command decoder, input and output
bu££e r re gi s te r s, and timing and contro1.
Bus Channel Controller (BCC)
The Bus Channel Controller (BCC) is the interface between the parallel IOCC
and the serial DBT functions. The BCC serializes 18~bit parallel words to
be sent out over the data bus and converts serial words from the data bus to
parallel words for storage in memory. The major elements of the BCC are
the input shift register, output shift register and the Bee control.
2.2.2.2 System Interface Unit/Computer (SIU/C)
The SIU / C modems and interface s with the BCe I s in the CIU and the data
bus are indicated in Figure 2 -27.
The SIU/C consists of three sets of transmitters and receivers and associ-
ated modulation, demodulation, circuitry, filtering, and signal conditioning
called 11 modems. II Each modem operates on a carrier frequency that is
separate from other modems and will use the same carrier frequency for
both transmitting and receiving. Each modem will be capable of trans-
mitting and receiving digital information at rates as high as 10 Mbps.
The transmitter unit consists of a crystal-c;:ontrolled carrier oscillator, a
balanced modulator, and premodulation filter and signal conditioning section,
and an output filter. The receiver unit consists of an input filter, rf ampli-
fier, envelope detector, baseband buffer amplifier, and a logic threshold
detector section.
Automatic gain control (AGC) is shown as an option to be incorporated in the
event that the input rf dynamic range exceeds the receiver's capability with-
out gain adjustments.
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R266
TO Bee NO 1 {
TO~U02 {
TO=003 {
DIGITAL INPUT
TRANSMIT ON/OFF TRANSMITTER NO.1
MODULATED RF OUTPUT
DIGITAL OUTPUT
RECEIVER NO.1
DIGITAL INPUT
TRANSMIT ON/OFF TRANSMITTER NO.2
~...
DIGITAL OUTPUT
RECEIVER NO.2
DIGITAL INPUT
..
TRANSMIT ON/OFF _ TRANSMITTER NO.3
..
DIGITAL OUTPUT
RECEIVER NO.3
DATA BUS
Figure 2- 27. Subsystem Interface Unit/Computer (SIU/C)
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2.2.3 Multiprocessor I/O Configuration
This section describes the expansion of the simplex IOC described in
Section 2.2.2 to become a part of the multiprocessor system described in
Section 2.1. 3. An understanding of those two sections is required for full
understanding of this section.
2.2.3.1 Configuration Control Unit (CeU)
To expand the simplex IOC to a multiprocessor IOC requires only the addi-
tion of a CCU. The C CU performs the following functions:
A. Translates a logical address to a physical address.
B. Establishes the units with which the IOC is allowed to communicate.
C. Identifies the state or mode of operation: OFF. OPERATING,
OFF-LINE, etc.
D. Halts operation in the presence of a state 3 (reconfiguration)
signal from one of the CPU's.
E. Absorbs the storage key logic from the simplex IOC.
F. Provides the starting address of a preferential storage area
in memory.
Address Translation
The address translation within the IOC is the same as described in
Section 2. 1. 3.3 for the CPU.
Communication Control
The Communication and State Register (CSR) ha9 21 bits to indicate enabling
of communication with the 15 MMU's four CPU's, and two mass memory
units (if required). This is very similar to the communication control
described in Section 2. 1. 3.3.
(00) Off-line/maintenance
(01) Powered down/non op
(02) Opera.ting
described in Section 2. 1. 3.3.Functioning of the state s is as
State Control
Two bits of the CSR are used to indicate the state of operation of the IOC.
The states for the IOC are:
State 0
State 1
State 2
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CCU Loading
The registers of the CCU are loaded by the CPU with a LCCU/E instruction
which requires that the CPU be in state 3 and therefore the IOC will not be
operating. As described in Section 2. 1. 3. 3 the data for the CCRs come
from main memory on the memory data bus. The signals to control the
IOC's ingating to load the registers comes directly from the CPU which is
reconfiguring the system. Since only one CPU can be in state 3 at a time,
the se control signals are tied together in "DOT ORs ll • A corresponding
SCCU/E allows storing of the CCRls.
2.2.3.2 Interrupt
Since interrupts are an I/O function but are mechanized in the CPU, they
can reasonably be described in either the CPU or I/O section of the report
and the I/O has been selected. Except for the sources of the interrupts,
there is no difference in the interrupt structure of a simplex computer and
a multiprocessor.
A single-level interrupt system and a multiple-level interrupt system are
described in Section 2.2.3.2. Each system is responsive to interrupt
signal sources.
The inter rupt signal source s include:
A. Input/Output Channel Controller (IOCC) (one per digital channel) - 8
B. CPU's (includes interrupt to self) 4
C. Privileged instruction 1
D. MM's - 15
Each system includes the ability to mask the interrupt. If masked ON, the
interrupt will be processed by the CPU in time and in accord with the estab-
lished system priorities. If masked OFF, the interrupt will not be seen by
the CPU. The mask is under executive control and can be loaded into the
mask control register by instruction from PSA. Masking in both systems
is on a signal source basis.
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The interrupt signal sources request service asynchronously with respect
to CPU processing. The mask is an overall gate controlling what the CPU
will inspect. Inspection of the sources occurs under CPU logic control
during an interruptability peribd. It is during the interruptability period
that the CPU logic samples the inter'rupt signal sources. The interruptability
period for both systems, single-level or multiple=level. is defined as the
fir st mic rocycle of instruction fetch.
Single -Level Inter rupt System
The single-level interrupt system is shown in Figure 2-28. The interrupt
system makes extensive use of the PSA concept. The single-level system
will be described in two parts. The first part will pertain primarily to the
IOCC-associated interrupt logic .. The IOCC part of the single-level is also
applicable to the multiple-level system.
The inter rupt logic shown for the IOCC provides for automatic store into
PSA on any IOCC status change when masked ON at the IOCC. The
"automatic store on any status delta" is an independent function which does
not interfere with CPU processing. The interrupt signal when masked ON
at the CPU will in time and in accord with the established priorities actually
inte rrupt CPU proces sing.
The inter rupt system for the IOCC provides for inspection of status indepen-
dently of interrupt to the CPU. The sensing of a change in IOCe status
activates two separate sets of logic. One set is used to signal the CPU and
is the normal interrupt to the CPU. If the CPU is masked ON to listen,
proce s sing will be interrupted to service the interrupt. The other set of
logic causes an automatic store into PSA in accord with masking at the IOCC.
The interrupt system servicing the IOCC effectively separates the automatic
reporting into MM of status change from that reporting typically associated
with interrupt of CPU processing.
The IOCC interrupt system includes the following features:
A. Permits stacking of interrupts till CPU can get to them.
B. Permits identification of interrupt on a per IOCC basis.
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TEST I/O CMD PRIORITY LOGICTEST I/O CONTROL
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STORAGE ADDRESS ",., f f t REGISTERf IN (S.A.I.I
..L 1.. ISTORE RESPONSE FROM MM FROM FROM INTERRUPT
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Figure 2-28. Single Level Interrupt System Diagram
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e. Permits clearing of interrupt and IOeC status on a per IOee
basis.
D. Permits individual 10ee masking both at the CPU and at the 10e.
E. Permits hold of status of any IOee till cleared via test I/O.
F. Provides automatic store into preferential storage area (PSA) on
any status delta when masked ON at the IOee independently of
CPU proces sing.
G. Per mits inspection of 10ee status without going via I/O instruction
to the 10ee.
H. Permits inspection of IOee status without clearing.
1. Permits any CPU in a multiprocessor system, by reading the PSA,
to inspect 10ee 1 s status.
J. Utilize s the PSA extensively to effect interrupt, provide for status
reporting, and enhance inter~epU communications.
K. Permits inspection of one IOee status through mask ON at
another 10ee.
L. Provides the interrupt signal to the CPU on any status delta since
last test 1. O.
M. Provides for storage into PSA of preprogrammed IOee control
and status contents prior to clearing the IOee status thus reported.
N. Provides masking of the interrupt to the CPU at the CPU separ-
ately from the masking of the auto store to PSA at the lOCo
The 10ee interrupt system includes the following operations, which are
descriptive of the system:
A. The 10e status register is set by each of the 3 IOee 's separately.
The 10e status register (SR) is divided into 3 lO-bit IOee
register S. The entire IOe SR is stored with any store into MM.
B. The store of the IOe SR is in two ways:
1. Auto store on any status change or delta.
2. Store on a Test I/O.
e. The auto store on any delta is inhibited during any test I/O. The
auto store on any delta is maskable by the IOe on an 10ee basis.
The 10ee mask at the IOe is applied or removed in accord with
10e /data bus terminal "A" type commands.
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D. The auto store on any delta is to a PSA store status on delta.
This PSA location is assigned for each IOC in each of the CPU"s
PSA's.
E. The use of auto store into PSA allows any CPU to inspect channel
status of all three IOCCs with one PSA access.
F. The store on a Test I/O is to a PSA designated Test I/o Store Status.
This PSA location is available once in each of the CPU's PSA.
This PSA is composed of three contiguous locations. The three
contiguous locations are designated:
1. Test I/O Store SR.
Z. Test I/O Store IOCC SAR (command sequence address
register).
3. Test I/O Store IOCC Data Count.
G. The reason for a separate PSA for Test I/O is to protect Test 1/0-
retrieved contents from an overwrite by the auto store on delta
system.
H. Test I/O on an IOCC basis stores entire IOCC SR, during store
inhibits introduction of any status delta from any IOCC, upon
store of SR clears SR on an 10Ce basis; with clear of 10eC part
of SR also clears corresponding status signals stored in status
latches in respective IOCC; upon completion of execute of test
I/O releases hold on delta input to SR. During test I/O and before
release on delta input to SR the interrupt signal trigger in the
Ioe C is res et.
1. The interrupt signal since last Test I/O based on a delta since the
last Test I/O is stacked along with the SR contents until CPU is
interrupted and directs the stOl:"e on an IOC basis, and the clear on
an IOCC basis.
J. The status since last Test I/O can be obtained by any of a number
of means:
1. Mask ON at the IOe anyone IOeC and reference the PSA.
Z. Mask ON at the CPU anyone IOCC' s interrupt and reference
the PSA.
3. Use a Test I/O instruction.
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The interrupt logic shown for the CPU for single level is brought into play
on interrupt and masked ON. The interrupt signal when masked ON at the
CPU will in time interrupt CPU processing. When processing is interrupted,
the interrupt system automatically will first provide for subsequent con-
tinuation of the processing upon completion of interrupt service, and then
will proceed to inspect, service, and respond in accord with the specific
interrupt signal source.
Upon completion of interrupt service, an instruction "Terminate Interrupt"
actually returns the CPU to the processing from which it was interrupted.
Prior to the return to the interrupted proces sing, housekeeping needed to
prepare for the next interrupt is essential. Should there be a pending
interrupt, the single-level interrupt system will continue to service the
interrupts one at a time and in accord with the established priorities.
The interrupt to the CPU is maskable at the CPU on a signal source basis.
When masked ON one highest priority masked ON interrupt gets through
the priority circuits to call for a CPU branch to the I/O interrupt routine.
One action of the interrupt routine in the case of an IOCC interrupt is to
issue a Test I/O to the IOCC.
The interrupt address register word defines the source of interrupt. In
the case of an IOCC interrupt the interrupt address word from the IAR in
the PSA contains the IOCC address being serviced. The interrupt address
is stored as a part of the interrupt routine and together with the contents
of the PSA for Test I/O provides the status input for analysis, as part of
and subsequent to the interrupt routine. Before the next Test I/O, the status
information and its interrupt address should be relocated in MM thereby
preparing the area for the next interrupt.
Dur ing the interrupt routine, no further interrupt is allowed through to
the interrupt address register. The CPU mask control register in the CPU
is forced to a mask OFF position till ready to mask ON again per contents
of PSA CPU mask word.
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The interrupt signal register holds the IOCC interrupts pending and can be
inspected by CPU store type instructions either' as part of or subsequent to
interrupt routine.
The mask at the CPU is obtained from a PSA location and loaded by Load
to CPU Self instruction. This mask being in PSA is inspectable and settable
by any CPU.
The CPU interrupt routine includes the following operations:
A. PSA for program counter (PC) is cleared for use prior to entering
the interrupt routine.
B. CPU masks ON for interrupt.
C. Interrupt signal is received.
D. Interruptable point in the instruction/execution cycle is reached.
E. Transfer to interrupt routine is effected.
F. Microcontrolled part of interrupt routine:
1. First Microaction
Decrement SP~c (if in ROM 1 of fetch the MQR to SPMpc
could not be inhibited, decrement)
2. Second Microaction
PSA address for PC to MAR.
Store SPMpc to PSA.
3. Third Microaction
PSA address for lAR to MAR.
Store IAR per MAR.
Reset mask word masking OFF further interrupts.
Clear IAR.
4. Fourth Microact ion
PSA address for interrupt jump instruction to MAR.
Load jump instruction into SPMpc .
(Upon exit from interrupt routine and transfer to fetch zero
will automatically jump to location to complete interrupt
proc t:',.. sing while masked OFF. )
5. Fifth Micfoaction
Go t" ROM 1 of fetch zero which will take you to the jump
inst' \'ction location.
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G. Instruction controlled part of interrupt routine:
1. Instruction: jump.
2. Instructions: Do in accord with the specific interrupt per IAR.
Include test I/O if IOCC interrupt. Protect and
restore preinterrupt SPM contents if disturbed.
3. Instruction: Terminate interrupt.
Load PC from PSA to SPMpc 0
Load mask from PSAo
H. Return to operational program processing (unless masked ON
interrupt is pending).
The interrupt system of Figure 2-28 for single level includes functional
re gister s which make up the Interrupt System Unit (ISU). The functional
register s include the Interrupt Addres s Re gister (IAR). the Mask Control
Register (MCR), and the Interrupt Signal Register (ISR). The load and
store paths used for the CCU loading are also used to load and store the
ISU as shown on Figure 2-29.
Store of ISR is by instruction. The MCR will be loaded and stored by
instruction. The loading of all zeros in MCR. effectively resetting MCR,
is under control of the interrupt micro routine. The IAR is stored auto-
matically as a part of the interrupt microroutine. Upon store of the IAR it
will be automatically cleared.
As shown on Figure 2-29, the ISR is auto reset following any store. It is up
to the program, therefore, to remember those interrupts thereby "wiped
out" and not yet serviced. There will be interrupt signals that will not be
wiped out following store of ISR, such as interrupts from IOCC. In this
latter case, the ISR does not contain a latch for the corresponding IOCC
interrupt, but contains only a receiver. Thus only when the IOCC interrupt
is reset at its source will it clear. In the case of a CPU to CPU interrupt
the interrupt signal is latched and only by storing can the signal be cleared.
Multiple-Level Interrupt System
The multiple-level interrupt system is shown in Figure 2-30. The interrupt
system makes extensive use of the PSA. The interrupt system is compatible
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Figure 2-29. Interrupt System Unit Diagram, Sinlllie level
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with the auto store on status delta deacTibed as a part of the single-level
system. The interrupt system is responsive to like interrupt signal sources
as per single-level. The single-level system completed the essential ser-
vices for one intex-rupt before returning to the interrupted processing or
before beginning service for another interrupt. The multiple-level system
provides for the interruption of either operational processing or interrupt
servicing.
The multiple-level system incorporates replicated SPM's. Replication
automatically provide s a save upon interrupt. Each interrupt level is pro-
vided with its own replicated SPM and is pointed to by the SPM select
register.
Tht.~ processing at one interrupt level continues until a higher level is masked
ON and requests service. The change from one interrupt level to another
occurs at the interruptability period. The interruptability period is defined
when S of SCU is equal to zero and is effectively the ROM 1 microcycle of
instruction fetch.
The sensing of a masked ON interrupt during the interruptability period
causes a transfer from instruction fetch to the interrupt microrouting. The
interrupt microroutine will do as follows:
A. Clear then set SSR.
B. Store SSR into PSA.
The set of the SPM select register (SSR) during the microroutine is preceded
in the microcycle by a clear, effectively allowing any pending masked ON
interrupt signal sources to be entered into the SSR.
The intex-rupt microroutine, upon completion, causes transfer to instruction
fetch. The ROM 1 microcycle is entered. The PC from SPM is in accord
with the SPM Select Address in the SSR. The highest interrupt level is
selected.
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The servicing of the interrupt level proceeds uncleX' ~n effective mask OFF
of any new signal sources of the same or lower interrupt level. Should
there occur a higher-level interrupt sign2l.l, the interrupt servicing of the
lower level will be interrupted. The interruption again takes place during
ROM I of any instruction fetch. The preeence of & maaked ON higher-level
interrupt signal source a.gain calls in the interrupt microroutine to clear
and set the SSR and to store SSR in PSA. In the c~se when the lower-level
interrupt servicing was not completedo then both interrupt level requests
will appear in the SSR, but only the higher level SPM will be selected.
During the interrupt servicing aner the interrupt signal source has been
reset or cleared, an instruction "Terminate Multiple Interrupt" does as
follows:
A. Provides PC to SP~c to prepare for the ne~t interrupt on exit.
PC is obtained from MM using normal aJ.ddX'essing.
B. Continues microaction. TX'ander to interX'upt mici'oroutine to
clear then set the SSR and to stoX'e SSR in PSAo This microaction
provides for the automatic transfeX' on e~it to the highest-level
interrupt requesting seX'vice.
C. Exit from this instruction's microroutine is to the SP~c of the
selected SPM level peT SSR.
The full set of SUMC instructions is available to each level of interrupt.
The lowest priority level is the opeX'ational level and is tha.t to which the
system returns when all interrupt signal sources that are masked ON have
been serviced.
Each interrupt level may have sublevels. The sublevels correspond to the
signal sources. As any sublevel is serviced, the TeX'minate Multiple Inter-
rupt instruction is used to prepare for the next inteX'X'upt. If during the
servicing of a sublevel. and before its completion, a signal source from a
higher level appears then the processing of the sublevel of the lower level
will be interrupted to service the higher level I:lourceo . Upon X'etuX'n to the
level wherein the sublevel servicing was not completed, it is likely that
additiona.l sublevels are now signalling for service. In this regard it is up
to the program to supervise the processing of the sublevels within a level.
The need to provide for executive program intervention and to provide for
load of any SPM under executive control brings about the requirement for
the instruction Load SSR. In the case where the SPM changes are to be
made as a part of the interrupt processing for that level, the ability to mask
OFF does provide for uninterrupted access to a specific SPM. 1£ the masked
OFF condition is continued then the processing will continue for each level
until complete and until the operational or lowest level is reached. At that
time continuation of mask OFF will facilitate further uninterrupted executive
access to any SPM.
To provide for acces s to any SPM, an instruction" Load SSR" is required.
Such instruction under executive control would be preceded by mask OFF.
The instruction Load SSR will do as follows:
A. Provide SPM select address for SSR from MM per Z of the
instruction to the SSR.
B. Provide PC for selected SPM per ·SSR contents by referencing
PSA under microcontrol to load the selected SPM •pc
C. Upon exit from the instruction. control is transfered during
instruction fetch ROM 1 to the selected SPM. The PC previously
loaded starts the proces sing.
To provide for quick return to the operational level, an instruction "Clear
SSR for Quick Return" can be used. The instruction will do as follows
under micro action:
A. Load all zeros into the mask control register effectively masking
OFF.
B.· Do remaining microcyc1es as previously defined for the instruction
"Terminate Multiple Interrup~. "
The load and store paths used for loading the CCU are also used to Load
and store the ISU for multiple level interrupt as shown on Figure 2-31.
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2.3 INSTRUCTION SET DEFINITION
The following paragraphs define an instruction set for the Space Ultrareliable
Module Computer (SUMC). A major input for the task has been the MSFC
Advanced Aerospace Computer, Report No. SP-Z32-0384, 6 July 1970
(Reference 1); and the Proposed Instruction Set for the SUMC System,
SP-232-04050l, 4 September 1970 (Reference 2).
The purpose of this section is to define an instruction set to meet the needs
of a simplex or multiprocessor configuration of the SUMC and one that has
been optimized for the Space Station application. The application require-
ments have been derived from the baseline study of Modular Space Station.
2.3.1 Scope
The currently defined instruction formats have been followed with minor
exceptions as defined in the section discussing proposed extensions to the
SUMC design. Emphasis has been placed on the following categories of
instructions:
A. Input / output.
B. Mathematical.
C. Bit string manipulation.
D. Multiprocessor-oriented operations.
E. Internal machine-oriented operations.
Processing functions that are expected to be utilized frequently in the
Space Station application have been examined and typical algorithms for
implementing certain of the functions have been used as examples to demon-
strate the power of the recommended instructions. Preliminary computer
system concepts have been defined to provide rationale for the selection of
other instructions.
2.3.2 Objectives
The major objective is that the instruction set should effectively utilize the
internal processor design. To provide selection criteria, effective utiliza-
tion has been defined as the ability of the instruction to provide for efficient
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implementation of algorithms utilizing SUMC features while defining
independent or dependent application processing functiona. That is,
functions to accomplish processing for Space Station subsystems or for
experiment support.
In general, the SUMC must exhibit many of the characteristics of large
ground-based system with multiprogramming capability and yet provide
efficient, real-time control associated with spaceborne systems. Some of
the common concepts of the ground and space environment required to
achieve a reliable and effective system and to arX'ive at an instruction set
defini tion include:
A. Minimize Application Complexity
1. Internal architecture for specialized cOITlpu.tation.
2. Executive program interface and capabilities.
3. Application prograITl and data=structuring techniques.
B. Total SysteITl OptiITlization
1. Reduce total processing time.
2. Scratch=pad memory (SPM) utilization.
3. Reduce program loading or relocation overhead.
4. Processing monitor, measureITlent D and developITlent tools.
C. Isolation of Processing Functions
1. Storage protection.
2. Privileged instructions.
3. Interface monitoring.
4. Resource utilization monitoring.
D. Communication of Processing Functions
1. Time or event dependency.
2. Shared data and data handoff.
3. Multiprocessor considerations.
2.3.3 Summary
The SUMC is designed l to handle an eight=bit operation code field, and
therefore up to 256 instructions can be immediately decoded and executed
in microprogrammed logic. The total number of microinstruction locations
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(Read Only Memory) is lo 024 p and therefore an average of only four
microinstructions per defined instruction if all operation codes are utilized.
The number of instructions specified by this document is only 159. The
instruction list (Section 2.3.7. 1) and the definitions (Section 2.3.6.2) are
grouped by major function and by primary data format or operation.
The totals are summarized in Table 2=4 and o as a group. should provide an
adequate and flexible starting point for SUMC and Modular Space Station
development activity.
Table 2=4
INSTR UC TION PROFILE
Fixed Point
Floating
Point
Operation Single Double Double
Function Basic Precision Precision Precision Specia12 Totals
SPM content 22 1 2 0 12 37
control
Arithmetic 9 9 9 7 8 42
(basic)
Bit manipulation 17 1 0 1 Z 21
Branching 14 1 1 1 3 20
Specia11 21 11 1 1 5 39
Totals 83 23 13 10 30 159
Notes: 1. Input/ output (3)
Multiprocessor (3)
Arithmetic (1 Z)
Repetitive control (17)
Configuration control (3)
2. Half word manipulation
Branching flexibility
Multiple word SPM operations
Byte manipulation
Sixteen instructions are defined as privileged as indicated by
an asterisk in the instruction list (Section 2.3.7.1).
2.3.4 Requirements
The following subparagraphs are discussions of system requirements to
meet the objectives outlined in the Introduction and are presented to
establish a background for discussion of design concepts in subsequent
sections.
2.3.4. 1 Minimization of Application Complexity
To reach the full SUMC potential, the processor architecture will have to be
configured by appropriate microprogrammed instructions to permit the
applications designer or programmer to easily express elements of fre-
quently used programming algo rithms. An element will consist of individual
or sequences of internal operations controlled by microinstructions. The
basic internal operations establish the efficiency of element execution and
the level of complexity required to define and utilize elements.
2. 3.4.2 Total System Optimization
The optimization of the total system requires that hardware and software
features be combined to insure that all operations are performed in the
most efficient manner. Therefore, it is a function of (1) the time required
to accomplish a basic arithmetic operation, (2) the composition of the basic
element groups which comprise the instruction set, and (3) the software
interface between the hardware and application programs.
Computation
The basic arithmetic operations, such as multiply, divide, and square root,
have not been examined in detail since their processing times compare
favorably with those achieved in other processor designs with comparable
internal speeds. For instance, without considering the time required to
fetch an instruction describing an operation and its parameters or to
retrieve or store data words beyond scratch~padmemory, typical times
are as follows (32-bit data word):
A. Fixed point add, 1 / 3 tJ-sec (no data overflow).
B. Fixed point multiply, 3~ 1 / 3 jJ.sec (64~bit product).
C. Logical or arithmetic right shift, 1-1/3 to 7 fJ.sec.
D. Floating point add, 1 to 2 -1 / 3 tJ-sec (normalized).
E. Floating point multiply, 4~1 / 3 fJ.sec (normalized).
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Fetching an instruction that selects one of the above operations and
acquiring a single data word requires an additional 1-2/3 microseconds.
Therefore, the greatest potential for optimizing the instruction set for the
SUMC and Space Station application is in the areas of instruction sequencing.
internal operation sequencing, acquiring or storing data. and formating data.
Extensive data formating will be required to provide compatibility with the
basic internal operations of the SUMC and the external environment.
Executive and Application Programs
The executive must provide a reliable and efficient interface between appli-
cation programs and the SUMC hardware. The following functions are
typically provided by executive and/or maintenance programs:
A. Interrupt handling and input/output control.
B. System (SUMC) monitoring, testing, and reconfiguration
C. Application program scheduling
D. Clock and internal timer services
E. Internal communication control
Each of the above involves task switching b.etween the executive and other
programs. The instruction set should provide efficient tools for accom-
plishing each of the functions.
2.3.4.3 Isolation of Processing Functions
In the Space Station environment, where the total processing definitiqn and
software implementation will evolve over a lO-year period. it is very
important to control the abnormal impact that one software component can
have on another. Even if changes are thoroughly evaluated on a ground
model of the environment, the application is too complex to expect that
problems will not be encountered if some positive action is not taken to
control program module interaction. The same holds true for ground based
systems and has been successful to the degree that critical resources and
intercomponent communication can be controlled.
Critical resources include memory space, processor time, and I/O channel
time. A detail discussion is outside the scope of instruction definition. But
facilities must be included in the SUMC architecture to accomplish the
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isolation either directly or in conjunction with the executive program. The
concepts and features required will be described for the purpose of defining
an instruction set and SUMC extension or possible modifications.
Storage Protection
Storage protection must be provided for either a simplex or multiprocessor
configuration. For simplex systems, a bilevel data sto re lock can be
utilized but should be memo ry block (multiple words) 0 riented to reduce
program task switching overhead. Unless all blocks containing instructions
are read-only, then the same bilevel lock techniques must be utilized.
Keys associated with blocks or any address -limiting technique will mini-
mize the lock maintenance overhead. A lock bit pell." word can present a
problem in systems with high task switch rates and a bilevel control will
not satisfy the multiprocessor requirement. Key or address limiting mech-
anisms can be placed in the processors p memory units p or any intermediate
unit. A discussion of the latter two approaches as they pertain to the SUMC
and store/branch protection is included with base register concepts
(Section 2.3.5.2).
Instruction Execution Protection
Certain instructions that can abnormally affect the status of units that make
up a computing system or bypass normal program isolation features must be
restricted. These are commonly referred to as privileged instructions and
by defining internal processor states and controls p only the executive pro-
gram or portions of the executive can perform the operations.
Several approaches can be taken; from not permitting program self-
modification and editing each program before loading; to internal checks
to determine if the requesting program is an acceptable user of the instruc-
tion. Self-modification or any modification can be controlled by a storage
protection scheme. Less precaution could permit an error in any program
or hardware failure to inadvertently request and have executed an instruc-
tion that could adversely affect the system. (The system should be designed
so that multiple hardware failures or multiple software errors are required
before functions are erroneously performed.)
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An implementation approach for controlling the use of privileged
instructions with the SUMC is included with base register concepts. The
approach is similar to the store/branch protection logic (Section 2. 3.5.2)
and assumes the use of a separate set of executive-controlled base registers.
2.3.4.4 External Communication of Processing Functions
The executive program has the prime responsibility for providing the inter-
face to any data management system resource whose uncontrolled use could
seriously impair mission success. Examples of such resources are the
data bus channels, the timers and clocks, memory space, processor time,
and the access to private data sets of individual processing programs.
Sy.stem communication requires special attention in a multiprocessor con-
figuration and in particular with respect to the constraints placed on subse-
quent operations by an early scratch-pad memory utilization decision.
Shared data controls can be implemented for areas of main memory with a
Test and Set (Reference 3) instruction, but means are not available to share
scratch-pad memory data at any time without one processor interrupting the
other. Shared data and data handoff is not q,ifficult to impleynent on a
simplex configuration but with multiprocessing, requires special instruc-
tions when main memory is involved.
Scratch-pad memory (SPM) local to one CPU cannot be communicated to a
second with a simple handoff.
To prevent delays, the CPU either has to schedule tasks that normally
utilize independent data or an efficient means must be defined to interrupt
each other. SPM-to-SPM communication is relatively slow, especially if
it involves switching two executing tasks from one CPU to the other. Each
CPU should provide the following services to a task without unneces sary
interrupting of the other CPU's:
A. Real-time or interval time request.
B. Unique identification to the Executive.
C. Message or data queueing for other tasks.
D. Shared data protection/ requests.
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2.3.5 Concepts
The following paragraphs define some general conceptl!l\ that were utilized to
determine and shape the instructions listed in thil1l document. Most of the
approaches discussed are mutually exclusive, but the section of format
definition (Section 2.3.6. 1) will discuss the impact of combining certain of
the concepts.
2.3.5.1 Memory Addressing
The SUMC design permits manipulation of memory address values with the
same magnitude as any other fixed point number. Assuming 32=bit words,
the addressable memory {4, 294, 967,296 words} is much larger than the
Modular Space Station baseline which requires less than 18 bits for word
addressing (262,144). Even though larger than currently required, 18 to 24
was chosen as an adequate design range and is u.sed as a basis to discus s
implementation approaches that can take advantage of the remaining 8 to
14 bits in a 32=bit configuration. Some implementation alternatives are
discussed in subsequent paragraphs on address translation and storage
protection. but for the remainder of this section, logical data addressing
will be assumed.
Many general purpose computers organize memory address to permit
addressing below the standard processing word size even though memory
access is always the standard word size or multiples of the standard word.
Because of the relative difference between internal processing speeds and
the time required for memory access, algorithms utilizing dispersed par-
tial words should be avoided. Operations that require access to successive
partial words have been given special attention during instruction definition.
Partial Word
One advantage of smaller word sizes is to reduce the total storage require-
ment for a particular set of data items. The SUMC design permits taking
advantage of the smaller words as long as the intraword position during
program preparation and the displacement field defined as if full=word
references were to be made. Two areas where this would not necessarily
hold true are certain experiment data and input 0lI' output data to the sub-
systems or experiment control consoles.
Where a dynamic determination must be made, it is usually associated with
an information scan operation or an information packing operation. Both
scan (memory fetch) and pack operations (memory store) involve multiple
partial word operations and have been defined as internally cyclic micro-
programmed instructions where practical. Two common cases of partial
word operations are involved with alphanumeric and experiment data.
Alphanumeric packing is only the infrequent transformation of a free format
crew input message to a series of word-adjusted input statement segments.
The reverse operation is frequent and should be supported with special
instructions to provide a flexible capability for generating display formats.
For input processing, decimal digit packing 'should occur during scan or
edit operations to reduce program complexity and to provide an intermediate
format for efficient microprogram implementation of conversion instruc-
tions. Each decimal digit is checked for validity during pack operation, and
the reverse or conversion to decimal always generates valid digits but
should not be in the packed format, again reducing processing overhead.
Partial word arithmetic operations can be used primarily for experiment
data but to a limited extent for on-board checkout and other subsystems-
related operations. A further discussion is given under Instruction Set
Defini tion.
Structure
For the remainder of this section, only references to full words (32 bits)
will be considered, thus assuming that special instructions will normally
be available to satisfy other requirements. Furthermore, when data must
be accessed outside the main memory contents, this access will be
accomplished through an input/ output interface.
The input/output logic will have to be defined to access main memory to
acquire data that describe the external placement of data. and therefore
the physical address constraints are not of prime concern to the internal
SUMC design. What is of concern is the address structure within main
memory that relates to program instruction sequencing and to application-
program-defined data structures.
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Data Structures-To permit systematic buildup of large software systems,
it has become a standard practice to provide data descriptions independent
of the processing description. During final program preparation steps,
these two descriptions are used to determine the actual instruction and
instruction address makeup. In the case of the SUMC p the displacement
field value, the particular operation code for partial word manipulation,
and a base register must be selected.
The Fortran common statements and symbolic equivalent tables processed
by assemblers are examples of programming (source) language definitions
of data structures. Addresses can be evolved in the successive steps of
basic module assembly, linkage editing of sets of modules, the final memory
loading proces s just prior to execution, and during the execution sequence
as the actual base register content is loaded. At this point, the address may
only be logical and require a final hardware translation step. A subsequent
section describes a base register concept that can reduce the complexity of
data and base register loading steps, and at the same time permit recon-
figuration and relocation logic to be simplified should address translation
hardware not be available.
Program Structures -The same address determination steps that were
described for data structures are required to establish final memory
location of instruction sequences. The complexity appears to increase
when controls and features are added to permit the utilization of program-
ming concepts such as reenterable, serially-reusable, recursive, and
overlay structures. The instruction set and executive program design must
permit the utilization of concepts that have proven successful and are found
to be applicable to the Space Station environment.
To achieve one of the earlier-stated goals of minimizing complexity, the
addressing technique for program and data structures should be similar,
and when practical the set of possible base registers values should be
established no later than program load time. Individual program modules
need not be permitted to dynamically generate a base register value. The
Executive program could maintain a static structure with respect to
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individual program logic p and p in turn p the individual programs could
manipulate base register contents based on a reference structure main-
tained by the Executive. The instruction set defined does not necessarily
impose the rigid restrictions described in this paragraph. Instruction
affected by the existence or lack of such restrictions will be identified.
2.3.5.2 Memory Interface
Each program task will normally be given access to three sets of reference
points in the address structure under Executive control. A set includes
data and instruction (or program module) references in the form of vector
lists. Three sets permit immediate reference to elements in the system
or top level structure, to the parent or invoking task where appropriate,
and to elements currently "owned" by a task.
All base registe rs can be loaded by special instruction and special formating
accomplished by the corresponding microprogram. The Executive program
establishes all addressing limits or keys and operating modes and provides
the info rmation for the special instructions to preset actual base register
values.
Storage Protection
Since the Executive is responsible for the assignment of physical memory
address, a method must also be provided for the Executive to dynamically
control the protection mechanism. Dynamic control is required to t~e
extent that programs can be relocated or that program tasks may be
temporarily assigned store privileges within specific areas of memory.
If program tasks must acquire data area references from an address
structure controlled by the Executive and the task itself was created by an
invoking task from a similar address structure, then the storage protection
mechanism may be referenced to either structure or both. In either case,
the mechanism may be a key or any address limiting technique but should
not degrade the SUMC performance during normal processing.
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The same interface checking should be made between the Input/Output
Control (IOC) unit and main memory, and therefore the selected approach
must provide for passing the key or address limit to lOC unit. Two basic
alternatives are presented in the following paragraphs.
Key Control-If key control is implemented, two instructions in addition to
those listed under Instruction Set Definition (Section 2.3.6.2) may have to be
implemented. The first is required to precondition the mechanism that
compares the key associated with each memory reference. The second
instruction is not an absolute requirement if during Executive mode proces-
sing, any processor in a multiprocessor system may reset the original key,
without knowledge of the original key. But its presence will simplify check-
out and Executive logic, especially if system partitioning is implemented.
Key control can be a hardware feature in the memory units. even though any
point between software control and memory can detect software discrepan-
cies. Checking at the lowest point may also detect discrepancies caused by
hardware features. The protection logic checks each memory access,
either data or instruction references. If the keys are checked in memory
modules, more address lines are required to carry an associated key and
usually more hardware is involved because of the number of memory units.
Checking access to memory in the CPU will require the same number of
instructions to control the logic. Even in a multiprocessor, each CPU is
only executing one program task at a time, and therefore a given set of
keys should hold until a task switch occurs. Unless there are an insufficient
number of unique keys to support the active tasks, no special problems are
expected.
Address Limit Control-A dynamic controlled storage protection mechanism
can be implemented in the SUMC processing unit and, if duplicated in other
units accessing main memory, will provide the storage protection required
for the Modular Space Station. The technique requires that any effective
address generated be verified to be within a lower and upper boundary. The
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lower boundary can be guarenl:eed if the Executive establishes all base
register references and negative indexing is not permitted beyond an
instruction displacement value.
Not permitting negative indexing is usually a severe restriction but not
serious with the SUMC because of the significant size of the displacement
field of each instruction. Negative indexing in excess of the displacement
value is relatively simple to detect and upper boundary detection ~an be
implemented with limited changes to the SUMC.
Upper boundary detection can be accomplished by including with each base
register value the complement of the highest block of memory to which
access is permitted with the associated base address. A block is defined
as in the protection key technique. as a set of contiguous addresses partici-
pating in a nondivisible protected set. The hardware change requires that
the bits corresponding to the block address be duplicated on the base regis-
ter addition cycle. An eight-bit block address should be chosen because of
SUMC four-bit planes. A duplication of block address must occur but may
occur at any time after the partial sum ((X) + I) is created. The duplicated
field is added to the complement of the upper boundary block to provide a
means to recognize effective addresses that exceed the executive defined
boundary.
Store/Branch Control-Somewhat independent of controlling the use o.f
addresses is the need to selectively permit the use of certain addresses,
depending on the particular operation. The logic may be integrated with
the key control approach, and therefore no new instructions are required.
The following paragraphs discuss an approach should key control not be
utilized.
Independent logic must be provided if the address limit control approach is
taken. One approach is for the Executive program to maintain a flag
associated with each entry in the base address reference structure. As
each base register (1/2 SPM) is loaded. the flag is included as bit 31 and
verified with special control logic added to the SUMC.
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A signal must be associated with a memory store or branch type instruction
and by special control logic. used to recognize a fetch only flag when
requested by a particular microinstruction format. A flag must be included
wi th each base register for flexibility. The flag is transferred to the pro-
gram counter any time a branch operation selects a different base register
or any time an effective address is generated for data references.
Address Translation
A requirement for instruction and data to be easily relocatable permits the
data management system to be designed to more easily accommodate mis-
sion requirement changes. to quickly adjust to various levels of system
degradation. and to minimize preplanning required to define dynamic pro-
gram loading sequences. Relocation requires the addresses of a program to
be adjusted to correspond to the physical location assigned by the Executive.
Address adjustments may be made by a programmed function within the
Executive or be translated by hardware features. The next two paragraphs
discuss the t.wo approaches.
Hardware Relocation-The effective address [displacement + (specified index
register) + (specified base register)] generated by the SUMC can represent
a physical or logical main memory address. The latter permits simplified
reconfiguration of memory modules under Executive control without impos-
ing base register restrictions on applications programs or without complex
address modification by the Executive during program loading or any
reconfiguration process.
If a hardware approach is taken, two instruction types included in those.
listed under Instruction Set Definition (Section 2.3.6) will have to be
implemented. As with the storage protection key approach, the first
instruction is required to define the logical to physical address relationship.
Complete assignment flex,ibility is provided by a Set Address Translator
(Reference 3) instruction which defines the physical equivalent of each
possible logical memory unit address. The l'iecond instruction retrieves
the current value again for Executive simplification and to provide greater
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multiprocessor flexibility and system partitioning. A similar instruction
has been defined for the SUMC in Section 2. 3.6.2 (Set Configuration
Control Unit).
Software Relocation-Two basic approaches are available for software con-
trolled relocation where hardware address translation features are not
available. The first is a totally dynamic approach, like the hardware
approach that permits programs to be physically relocated to overcome
conditions of fragmentation of a failed memory unit, somewhat transparent
to the individual programs affected.
Like the hardware approach, the relocation is only transparent if only
recoverable data were lost with a failed unit. Otherwise. a form of check-
point restart is required if the affected tasks are to continue. Automatic
address translation removes the requirement to modify all addresses in
other modules that refe1;"ence the failed unit.
The totally dynamic approach requires that the Executive establish all base
references or that base register values be determined in.a completely
controllable fashion. Application pro grams can be permitted to adjust base
registers but only between limits controlled by the Executive. An alterna-
tive is to translate the base register values any time an application performs
a base register load operation. A general register to base register load
normally takes 2 fJ.sec and the additional lookup would take at least 2 ?r 3
additional fJ.sec or somewhat less with hardware modifications.
The second approach for software control is to require through conventions
that programs be in a relocatable state when in auxiliary storage or in main
memory but inactive. The Executive would then recognize states when
programs or associated data could be relocated without affecting the program
logic. Other states will probably be defined to recognize states which
require special restart entry when data is lost through memory failure.
These special states need not require special instructions and can be
modified with other main memory or scratch-pad memory store instructions.
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The second approach may be desirable with address translation schemes in
hardware. Without a virtual memory concept, the most that hardware can
accomplish is to insure contiguous address even in a partially failed state.
Hardware/Software Relocation-The current design of the SUMC does not
permit an efficient implementation of a microprogrammed equivalent of
the hardware translation approach. A limited address trap and translate
technique could be added that takes advantage of the low probability of hav-
ing two memory units fail within the period of time required for physical
replacement. SUMC changes would have to be made to prevent degradation
during normal processing and a totally dynamic relocation solution would
not be provided.
One approach requires that the memory unit identification portion of the
effective address be routed to the floating point multiplexer for comparison
with an execution=controlled value. The value would represent a null or
failed unit address and would be brought into the exponent register on an
earlier microinstruction and retained until the microinstruction which
determines the effective address forces the comparison. 1£ a match
occurs, the exponent register value would have to be routed to the equivalent
portion of the memory address multiplexer which requires an SUMC
modification.
This approach requires a standby module or a module that can be easily
taken over under Executive control, preconditioned with backup informa-
tion, and used as a substitute until the failed unit can be replaced. Con-
tiguous addresses are provided by this approach with a single failed unit
without additional address translation hardware. Once notified of the
replacement, the Executive can reload the memory and replace the null
value.
2. 3.5.3 Execution Control States
At least two operating states are required during application processing to
control the use of privileged instructions. One state indicates that certain
instructions are not permitted to insure system integrity. The states are
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changed by two special instructions that also modify the execution sequence
similar to a closed subroutine linkage technique. Hardware modifications
are required.
Primary Control States
One approach requires that the Executive execute in the privileged state and
control the flag in scratch-pad memory (SPM) that represents the control
state. The flag can be set with a nonprivileged instruction but control would
immediately return to the Executive.
To prevent degradation of the SUMC, the flag can be allocated in the same
SPM word that contained the next instruction to be executed. To recognize
the abnormal condition, special control logic will have to be added that
recognizes the most recent flag setting. the issuance of a microinstruction
requesting the check, and the concurrent attempt to execute with an opera-
tion code defined as a privile ged instruction.
The SUMC can be expanded to define a signal with each instruction that must
be protected from certain programs. The expansion should include the
detection of three signals on the same microprogram execution. The other
two are signals generated from a Microprogram Read-Only Memory (MROM)
bit selected during the program counter updating and a flag bit stored with
the program counter to designate the nonprivileged mode. The process is
identical to the previously desc.ribed store/branch control and as the. pro-
gram counter (1/2 SPM) is fetched for updating, the flag (bit 31) is used as
a control signal state.
The Executive address defined to accept transfers from the nonprivileged
resulting from the state change must be retained in SPM. As with the state
flag, the address must be protected from nonprivileged instruction
sequences.
Secondary Control States
Within each primary state, there are several conditions that should be
. \
recognized and controlled independent of the current execution sequence.
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These can be considered secondary atates to the pX'imary privileged or
nonprivileged states and a nonprivileged program cannot directly affect the
states of privileged programs.
The major difference between primary and eecondary ia that no special
hardware is required for the definition of the latter. Microinstructions can
be defined such that a prescribed action can be taken based on the status of
one or more flags in scratch~padmemory (SPM)o For instance, a set of
privileged flags could be defined to permit the Executive program to control
the servicing of interrupts.
Another example is special handling of conditions recognized during micro-
programs such as overflow, underflow, and attempts to take the square root
of a negative number. A program can be permitted to define a special
address to process exceptional conditions and not be required to repeatedly
issue a conditional branch instruction nor have all arithmetic instructions
defined as skip type. In either caseD processing time is reduced.
To implement the two sets of secondary states, an area would have to be
defined in SPM for both privileged and nonprivileged programs. Each area
would contain an address or address decrement to be used in the event a
microprogrammed branch had to be performed, an inhibit flag to prevent
the branch even if the condition does occur, and a flag position to set which
represents the condition for a subsequent test in the event that branching
was inhibited. At least two instructions -a load and a test type -are required
for both privileged and nonprivileged programs.
2.3.5.4 Scratch-Pad Memory Utilization
SPM is made up of 64 words of 32 bits (Reference 1) and provides the major
resource for increasing SUMe performance. The current instruction for-
mats indicate a maximum of four bits assigned to each of the three possible
registers. Assuming no overlapping assignmente of fixed point D floating
point, index, and base registers, all of SPM is aeeigned; but with complete
overlap, there would be 48 words for other uee.
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accesses.
This section will discuss the concepts that will establish the major
guidelines for defining the number of registers .. the use to be made of the
remainder of SPM. and the types of instructions required to manipulate
SPM.
Register Assignment
A large number of instructions can be restricted to a particular type
register (one SPM location). but the basic fixed point arithmetic instruc-
tions are required on all types except possibly the floating point registers.
The total number of instructions can be reduced if all registers are con-
sidered as accumulator type and other types are assigned as the same
locations or subsets.
Accumulators -A minimum of eight accumulators is desirable if index
registers are defined as subsets of the accumulators and floating point is
not included. A separate set of accumulators or additional accumulators
are desirable if floating point is implemented. For better utili~ation of
high-speed storage used fo r register storage. the latter or addititional
accumulators are more desirable since many programs 40 not require
floating point instructions. and poor utilization of SPM will result. When
floating point is used. single precision is used most frequently and it may
be possible to take advantage of the other floating point register of the
register pair for other processing and storage to minimize main sto;rage
\
\.'
Assuming special purpose matrix and vector instructions. the number\ of
full-word accumulators should be from 8 to 16. depending on the avail~bility
of floating point and the assignment of register types. Load and store type
instructions can be minimized if all register assignments are from the
same set of directly addressable accumulators. Guidance. navigation. and
control (GNC) programs will occasionally require double precision arithmetic
operations with either fixed point or floating point operations. and therefore
efficient loading and storing of adjacent data words are desirable.
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Base Registers -An examination of current and previous Space Station
study efforts indicates that if the displacement field ia sufficiently large
(i. e. , ~ 4K words), then three base registers will most frequently be used.
The first is required to maintain the current instruction reference for local
branching and to prevent complex address modification during loading. The
second is likewise important fo r loading or the inclusion of dynamic reallo-
cation algorithms and is used to reference local variables or constants. If
data or constants that are common to a set of programs such as GNC are
stored contiguously, then only one additional base register will normally
be required.
Data or constants that are common to more than one set of programs could
be accessed using a fourth base register; therefore, it appears that four
base registers will suffice without excessive loading of base registers. The
displacements will be of sufficient size (12 to 14 bits) to permit the same
base register setting to hold throughout the execution of most programs.
,
The concepts discussed in the preceding sections identified a need to define
base registers as a separate set of registers or SPM locations to permit
controlling their content.
Index Registers -Like base registers, the number of index registers that
are required to prevent excessive loading and reloading depends on the
number of arrays that are concurrently accessed with independent index
variables. Frequently these are no more than two input and one output
array, each of which can have an independent index variable. A minimum
of three registers is required, and if additional bits are available in the
instruction format, extra index registers will be of more value than extra
base registers, assuming a sufficiently large displacement field.
In general, the number of index registers should be equivalent to the number
of accumulators, since almost any data manipulation can result in an index
value for a subsequent operation. Therefore. for programming simplicity
and for reducing processing time for requesting data to be transferred from
one register to another. the accumulators and index register should be the
same set. Unless the current fetch logic (Reference 1) is modified, a trans-
fer requires as much time as a normal fixed point add (2 tJ.sec).
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Dual index capability can be implemented on the SUMC without hardware
modification in addition to the ba13e register opei'ation for such requirements
as m,atrix inversion. But the more attractive approach appears to be the
implementation of special three=dimen6ional matrix and vector operations
as microprogrammed instructions (see Section 2.3.6.2.). The instructions
will be frequently required in the GNC equations.
Displacement-The common data required by GNC program modules and to
interface with other subsystem functions requires a 13~bit displacement
assuming half-word addressing. This can be reduced to 12. bits if full-word
addressing is utilized and if instructions requiring addressing below the
wo rd level have a special operation code containing the additional address
bits. The latter approach could increase programming complexity for
certain operations, since an addressing scheme should be utilized that
addresses the lowest data word size for arithxnetic operations.
As discussed earlier (Section 2. 3. S. 1), special instructions will be defined
for common partial word (32 bits) operation. But if the SUMC address con-
cept were changed to address half words (16 bits) or byte~ (8 bits), multiple
decrement/branch test instructions would have to be defined to keep program
loop control at the same efficiency leveL
There appears to be no emphasis on reducing the instruction storage
requirement by ~efining variable length records in the current SUMC docu-
ments (References I and 2). If this is the case, there should be little
reason to have a displacement field less than one-half the word length,
except as a tradeoff for base registers. But the instruction set should
make every attempt to utilize the displacement field should multiple-length
instructions not be implemented.
Scratch=Pad Memory Allocation
The following subparagraphs discuss possible uses of scratch-pad memory
(SPM). Four basic approaches are included, and the most productive
approach will probably be a combination of the last three, with few excep-
tions, implementation approaches imply extensions to the current SUMC
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design. Two major handicaps for using SPM locations for high-speed
storage of data or instructions associated with special microprograms
are the selection of a SPM location and the selection of the next micro-
instruction. Both handicaps can be overcome by extensions to the current
logic. But to minimize changes to the SUMe, a combination of the second
and third approach can be taken along with the chained instruction alternative
to the fourth approach. Later, an address control change is discussed with
formats (Section 2.3.6.1).
Larger Register Set-Increasing the number of registers (accumulators or
index) beyond 16 does not appear necessary if base registers are defined as
a separate set, and would require an instruction format change. A few
operations such as matrix multiplication (3 x 3} could utilize the extra
registers but regardless of the number of registers present, their previous
contents usually require a store operation and at times a reload. Further~
mo re, the major overhead is with the instruction and additional data fetches
or the time required to sequence and request mathematical operations and
not with the lack of addressable registers.
An additional pro blem with increasing the number of registers is the
increase in task switch overhead caused by the increased numbers of
registers to store and load (4 ~sec for each additional register per switch).
Multiple Register Sets-Modifications will have to be made to define inde-
pendent sets of registers in scratch-pad memory (SPM) and have the selec-
tion process switch automatically with a task switch. Duplicate sets of
instructions would not require a change, but are obviously not the answer.
Microprogramming an SPM area switch during task switch will accomplish
the same function as a control logic switch, but at best. adds 2/3 .."sec for
every two words switched.
The SPM-to-SPM microprogrammed switch is 6:1 faster than a generalized
main memory switch. The approach is limited to not more than 3 levels,
assuming 16 words for an Executive control area. But with more than four
base registers involved for each task. the number of levels would have to
be cut to two.
108
High-Speed Data Storage-Assuming that 16 general purpose (accumulators
or index) registers were defined and 16 locations were utilized for base
registers and Executive control functions D 32 locations would be available
for working storage for complex microprogrammed instructions. An
instruction can be provided to load and store the data independent of the
actual data manipulation instruction to take advantage of the data residence
on subsequent instructions.
Loading and storing should be variable-length, multiple-word operations to
and from main memory or to and from the general registers. Independent
loa,ding does present extra erro l' possibilities. but no worse than requesting
the instruction to operate on bad data from main memory.
Using SPM for data storage will increase the number of read only memory
(ROM) locations required to define the instruction set since the micro-
programs are usually more complex and repeat or loop cycles may be
difficult to define. Several hardware changes are required to take full
advantage SPM for temporary data storage. but the existing design permits
many algorithms requiring repeated access to variables and/or constants
to be implemented. Constants are especially attractive, since certain
algo rithms that utilize constant tables are requested repeatedly by a task
during the same execution cycle. Algorithms utilizing constant tables could
check the residence status of a table and reload only if a task switch has
occurred since the last usage or be completely controlled by the Executive.
High-Speed Instruction Sto rage -As with constant tables, certain instruction
sequences are popular to certain tasks and are frequently used during an
execution cycle. For instanc.e, a certain conversion or edit sequence is
only used normally by the display output routine, but when the program is
acti ve the sequence is repeated hundreds of times.
Several changes would have to be made to the SUMC design to permit
instruction execution from SPM, but the only major item would be the
addition of a route from SPM to the instruction register. Once modified,
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special operations such as SUMC checkout programming would become
easier and specialized instructions could be added at the task level without
extensive preplanning to define ROM.
An alternate method requiring no change is to chain the requested instruc-
tion to the most frequently requested next instruction. When desirable, a
recognizable exceptional state can be used to cause the instruction chain to
break. A special requirement is imposed on the placement of
microprograms.
This can be accomplished with the SUMC when the ini'tial instruction has
the decrement field available. For instance, in a register to register,
operation may specify the registers that may be used by either or each
chained instruction. The chain may be broken by any microprogram handed
the chaining flag. Repeating instructions are also possible using a similar
recognizable flag. Neither solves the checkout program requirements.
The SUMC must have the capability to retain the instruction field contents
as they are used by one or more microprograms. Each program need not
use all of the register fields and each should be able to use the value in a
different SPM addressing context.
Immediate data, besides those bits used to request the particular instruc-
tion, can be used as intermediate operands. The sign bit of I can be the
chaining flag to reduce microprogram detection and reset logic.
2. 3. 6 Instruction Set
A set of instructions are defined in the following subsections. The instruc-
Hon set cannot be considered a minimum set but group I, as defined in
Section 2. 3. 7, is near minimum and does not provide any of the following
items:
A. Floating point.
B. Floating point double precision.
C. Fixed point double precision.
D. All specialized functions.
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Group 1 does provide many of the function@ utilhed in Space Station
subsystem processing p but lacks significant c&pability for experiment
support processing unless Groups 1 0 2 0 and 5 ax-e implemented. Few
instructions listed will assist in the definition of multiprecillilion operations
beyond double.
Section 2.3.6.2 makes tentative reghter and instruction field assignments
for the purpose of instruction definition o but a more optimum assignment
requires a more detailed analysis.
2.3.6. 1 Format Definitions
The following subsections present a summary of the formats on which the
instruction set definition is based. All are to be considered tentative and
serve only to demonstrate what can be accomplished with the instruction
set and SUMC modifications for extensionl1l1 discussed in the preceding
section. The reference to the protect bit or key in the program counter
assumes the approach of minimum SUMC changes with no extensive hard-
ware additions which can accomplish these functions once the hardware unit
has been initialized. If the hardware is available, the re·strictions on the
use of base registers can be relaxed and the format changed accordingly.
Instructions
Each of the currently listed formats (Reference 1) have certain drawbacks
when examined with each of the concepts discussed in the preceding s.ection
(Figure 2-32, Format 1 and 2). For consietency during program genera-
tion, the base register should always be associated with the dis placement
field since instructions with immediate data can be considered a logical
substitute. Other instructions not requiring a full displacement value will
still have the capability to address three independent registers.
The accumulator should be the source register for all mass memory storage
instructions as well as the target register for all load instructions from
scratch or main memory. The index register field is either an index to the
main memory reference or specified input data (accumulator or SPM
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Operation Code
Accumulator
Base Register
rIndeX Register (or AccUIl1ulator)
+ Displacement
OP A B I D
8 Q 2 2 16 Format No. 1
I
OP A B I I DI
8 4 4 8 12 1 Format No. 2
'*OP A I I B D
8 4 4 ~ 14 Alte rnate No. 1
I
OP A I I B D1
8 4 4 8 12 I Alternate No. 2
I I
I II'" Irnm.ediate k>1Data or
Memory Reference
(B) + D - Z
Figure 2-32. i Instruction Formats
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displacement) for the operation. ThiS ba~e X"egiatex- o if a main memory
reference is not involved o may abo ElpecHy input data for the operation;
otherwise. it may be used with the displa.cement field as data.
The relative size of the batae regieteX' and cH~placementfield is a trade item
because more registers can simplify subroutine parameter passing but
increases base value maintenance complexity. The major limiting factor
is combining the concepts of multiple regiSJtere sets and Executive main-
tained base registers (L e. 0 separate from other registers and protected
from application programl:l). Alternate 1 will be more flexible if all SPM
utilization concepts remain under hardware control.
Alternates 1 and 2 and Format 2 have a diSladvantage if triple accumulator
specification is implemented because the decrement field is wasted except
for possibly the last six positions. Dual register specification may be less
flexible at times; half word data are needed and the formats will permit
inclusion of an immediate data value in the computation.
Data
The study effort to define an instruction set has not found any reason to
adjust any existing (Reference 1) data formats. The originals and two
additional formats are depicted in Figure 2-33. and as a group. define the
primary input and output formats for the instructions defined in a subsequent
section.
The decimal format is used as an intermediate step between a standard
eight-bit character string required for displays and controls and the formats
required for arithmetic computation. The four~bit code is ideal for the
SUMC shift (multiplexor) logic and permits easy packing while editing
eight-bit codes. The eight-bit code should be the standard. as shown in the
character format. The intermediate four~bit code may be bypassed when
converting to decimal code since the final process involves a merge of a
valid string of digits to a display character format.
,r--s;gn
s
0L.... 3_1 _
s
rL....-----::--I
Fixed Point
Format
Double Word
Fixed Point
Format
s
~EXPonent
0 6 2_5 -"'
s
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5
--------1
s
I: I: I: i: I: I: 1:1: I
Floating Point
Format
Double Word
Floating Point
Format
Decimal
Format
(Variable)
8
Figure 2-33. Data Formats
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8
Character
Format
(Variable)
Input/Output
All instructions associated with the operation of the input/output controller
reference a normal 32-bit main memory word format without regard to its
content. Therefore, there are no special format considerations for I/O
instruction definition. The data bus word format (Reference 4) is presented
in Figure 2-34 to support subsequent instruction types and examples of
instruction utilization and the need for half~word operands.
Internal Control
The Executive program specification will define the control blocks that may
permanently or temporarily reside in scratch-pad memory (SPM). A pre-
liminary examination indicates that at least the following types of informa-
tion will reside in SPM in addition to the registers described earlier.
A.. Program Counter which contains the memory address of the
currently executing task.
B. Execution Control which contains the current program base, the
storage protection key or memory block upper limit and program
state indicators (i.e., privileged, interruptable, relocatable. etc.).
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Figure 2-34. Data Bus Word Formats
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L· Lead Bit
P • Parity Bit
C. Program Control which contains indicator bits or status associated
with the execution of arithmetic or special inBltructions and Execu-
tive options, program or task entry foX' exception processing, and
mask flags to inhibit exceptional processing.
D. Task Control which contains a reference to the program structure
maintained by the Executive to determine current responsibility
should an abnormality occur.
E. Executive Control which containe infoX'mafcion similar to program
control but available only to the Executive.
F. Base registers which contain the memoX'y X'eference address as
defined by the program, storage protection key, and mass memory
state indicators (i. e., read only, privileged, etc.).
The above information is tentative but ilil depicted in Figure 2. -35 to provide
support information for the instructions defined in a sQbsequent paragraph.
Scratch-Pad Memory
Figure 2-36 depicts the four SPM utilization concepts discussed in Sec-
tion 2.3.5.4, but does not show the possible combinations. Concept three
and four are similar and their implementation dependS! on the feasibility of
implementing the hardware changes required to gain Iilignificant benefits.
Of course, concept two and four could be com.!o;.ned wHhout major changes
and are the basis for defining the instX'uction Bet {Section 2. 3. 6.2). The
instruction format implied is number 1 OX' alteX'naie number I; otherwise, all
base registers could not be contained in the internal control area.
The format requires special instructions for the Executive to manipulate SPM
or modifications to the SPM address control logic. For instance, bits one
and two can be used as '00' while defining instructions but forced to 'Xl i
while not executing in the privileged or Executive state. Then, if privileged
instructions were defined to control the first or both bits by establishing sec-
ondary state flags, complete flexibility to address any SPM location could be
given to the Executive. A logical inclusive OX' of the flags and address bits
one and two provide the necessa.ry capability without data movement.
Section 2.3.6.2 includes special instructions for the Executive to manipulate
SPM, should the address control changes not be made.
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~prograrn Counter
7 24 0
t t t(key or limit) (base) (states)
+ + *
Executive Control
I 7 I 24 0 (Base Register)
(TBD) (base) (states)
+ t 1)7
Program Control
I 7 I 18 7
(priority) (base) (mask)
t t + Task Control
7 18 7
(TBD) (base) (states)
t + +
Executive Control
I 7 I 18 7
(key or limit) (base) (states)
, + +
Base Register( s)
7 24 0
Figure 2·35.1 Internal Control Block.
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2.3.6.2 Instruction Definition
Even though a variable length instruction concept has not been recommended
as a possible design change for SUMC p an attempt has been made to
maximize the utility of the Band D fields when they are not required for
addressing. The format definition placing the two fields adajcent permits
ready access to an additional half=word value during any register-to-register
operation. No additional time is required for this operation assuming the
current Fetch Microprogram (Reference 1).
The effective address of any main memory location is determined by
«D) + (X) + (B» and is referred to as Z. Half word memory locations are
designated as either Z I or Zr' The notations to be used in the following
paragraphs include:
) :
A:
X:
B:
D:
R·
x'
I :
Z:
o or I (subscript):
I or 5 (subscript):
is read as the contents of.
location referenced by accumulator field.
location referenced by index register field.
location referenced by base register field.
displacement field of the instruction.
is a specific general purpose register (0, 1, etc.)
immediate data or (B, D) taken as data.
effective memory 10cation«D + (X}) + (B).
a given register of an even/odd pair.
left/right half of 32-bit word.
SPM Content Control
The following instructions have been defined to include the basic operation
for the effective utilization of scratch-pad memory. Base registers are
assumed to be independent of the set of general registers which can be
specified in either the A or X fields by privileged or nonprivileged
instructions. Index register fields equal to zero normally do not select any
register and a zero is used in the described load or store operation.
Memory location Z is always indexed with X unless otherwise noted.
The instructions that reference half words should have their operation codes
modified during program generation by an assembler or compiler. All other
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load and store SPM operations have been simplified by utilizing the same
instructions for fixed point or floating poin~ formats.
Base registers Inust be assigned to the higher numbered locations of a 16-
word SPM area to perInit their being addressed by A and X fields in the
instruction if the B field is only two or three bits. If all protection features
are iInp1eInented with keys controlled by hardware units D base registers can
be COInInon with general registers. With either approachD the nUInber of
base registers can be increased to eigh,t and remain separate. But with key
protection, generalized load, storeD and manipulation can be perInitted and
new instructions defined.
General Registers -The following set of instructions is based on the assuInp-
tion that there are 16 SPM locations being utilized as either accumulators or
index registers. Each instruction is nonprivileged and may be executed by
any prograIn and all instruction fields may be utilized~
A. Load or Store {LD ST~D which transfers a full word of data between
any accuInulator and addressable m.emory locations [(Z) - A or
(A) - Z] •
B. Load or Store Left or Right Half (LLHD LRHD STLHD STRH). which
transfers either the right or left half of an addressable memory
location and any accum.u1ator. The load is to the right half of the
specified accumulator D and the sign is extended in the left half
[(Zl) -- A, (Zr~ -- A]. On a store operationD the left half of the
accumulator is ignored and the right half replaces one of the
addressable meInory locations [(A ) -<> Z I or (A ) -<> Z ].
r r r
c. Load or Store Double (LDD STD)D which transfers two full words of
data between any accumulator pair and any two addressable (adja-
cent) IneInory locations. The even register is specified
[(Z, Z + I -<> A O' AID or (A OD All) -<> ZD Z + 1].
D. Load or Store Multiple (LMD STM}D which ~ransfers a consecutive
set of full words between any addressable memory vector and a set
of registers. This instruction is used to store reduce the overhead
of loading or storing the set of general purpose registers
[(ZO,· .. Zj) -<> R i , •.• R 15 or (RiD • •• DR llS ) -<> ZOD • •• Zjl ' where (i)
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is the low order three bits of I and (j) is (15 - i). The instruction is
implemented with chained logic or the SUMe modifications.
E. Load Absolute (LAp FLA) of a single precision fixed point or float-
ing point memory location Z and leave the result in A.
F. Load Immediate/Reverse Subtract {LXRS) is accomplished similar
to Load Right Half (LRH) except the operand originates from the
right half of the instruction if the index field is zero (X = 0).
Otherwise, the instruction accomplishes a subtract register (SR)
type function but utilizes the revers e subtract operation of the
ALU (I - (X) - A).
G. Load Immediate Address (LIA) is similar to the load (L) instruction
except that A is loaded with the address reference and not the
data (Z - A).
H. Load Immediate (LI) is similar to a Load Right Half (LRH) except
the data is taken from the right half of the instruction in the form of
immediate data and replaces the contents of A and clears X if
X # 0 and X # A.
1. Load Byte (LBD, LBI) loads the bytes (eight-bit) referenced by
immediate data and leaves the bytes right adjusted in A with remain-
ing bytes set to zero. The byte address is determined by
Z [D + (X, X # 0)] and the word address is Z /4 with the remainder
to select the byte position. Indirect (LBI) is accomplished by load-
ing (Z) and then accomplishing the load byte operation with (Z) as a
byte reference.
Privileged Areas - The following instructions are defined to control the
contents of all scratch-pad memory locations. The instructions are defined
to transfer data to or from locations outside the general register areas.
The source or destination associated with the data transfer may be main
memory or general register locations.
The first two instructions are nonprivileged and may be executed by any
program; all others are defined for Executive program use. If the number of
base registers is increased from four or if the SPM utilization concept is
modified, the instructions must be reviewed for possible change. Except
for the last instruction defined (LEB). the special privileged instructions
would not be necessary with special SPM address control logic for the
Executive to manipulate bits one and two of the SPM address.
A. Load Program Control (LPC) is a nonprivileged instruction used to
modify information in the Executive~~ontrolledarea of scratch-pad
memory. The instruction loads a mask corresponding to the pro-
gram control states or state indicators defined during instruction
implementation and an address reference for processing of states
not masked. The address reference may be any addressable pro-
gram location, and the mask is selected froxn the least significant
seven bits of the general register specified in the A field [(B) + D,
(A )25~31 -<> PC)].
B: Load Base or Load Base from Register or Load Base from Base
(LB, LBR, LBE) is a nonprivileged instruction to define the portion
of a base register not controlled by the Executive. Otherwise, the
instruction is implemenied sixnilar to a Load {L) or Load
Register (LR) with immediate autoxnatically added. The Executive
controlled portion of ,the new base {Cb ) is derived from the
reference base register or from the base corresponding to the
program counter (Z V C b -- Ab • (A) + I VCb -- A b , (X b) + I - A b ).
C. Load or Store Privileged area R. 2. or 3 (LP1. STPI. LP2, STP2,
LP3, STP3) is specified and operates as a Load Multiple (LM) or
Store Multiple (STM), except one of the three remaining areas of
SPM is involved. The instruction LPR can act as a branch type
instruction unless the location corresponding to the program
counter is preplanned or the next location following the LPl
instruction (Z, Z + 1, .•• ~ area (i) or area (i) ~ Z + Z + 1. .. , ).
D. Load and Store Registers with Privileged area R, 2. or 3 trans-
ferred (LRP1. SRPR. LRP2. SRP2. LRP3. SRP3) concurrently with
16 memory words (Z. Z + 1•.••• Z + 15) either to or from general
registers. Concurrent with the operation. either a transfer of the
previous contents of the general register to a specific privileged
area (LRPl, LRP2. LRP3) or the general registers are reloaded
from a specific privileged area (SRPR. SRP2. SRP3). The
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instruction will speed normal task switching (Z, Z + 1, ... ,
Z + 15 - general registers -- area (i) or area (i) general
registers - Z, Z + 1, ... , Z + 15).
E. Exchange Privileged with Registers or Load Registers to
Privileged or Privileged to Registers (EPR, LRTP, LPTR)
accomplish any combination of SPM to SPM multiple-pair loads or
content exchanges between the general purpose registers and
privileged area I. With each instruction, both receiving and send-p
ing locations are designated by I and the number of pairs by I .
r n
The implementation will require chaining logic (Section 2.3.5. 4)or
SUMC modifications. The instructions are utilized by the Executive
to manipulate privileged areas without going through main memory
(area (1) - (R1), (R1) - area (I), or (~) - area (1).
F. Load Executive and Branch (LEB) is similar to the load program
control instruction (LPC), but two Executive control words are
loaded in privileged area 1. Other differences are that the contents
of the locations Z, ... , Z + 3 are used to load the two control
words, base registers zero, and to reset the program counter for a
return to a privileged or privileged program.
Arithmetic Instructions
All arithmetic operations are carried out in floating point or fixed point with
input and output formats as defined in the preceding section. Status flags
should be defined corresponding to the exceptional conditions defined during
the implementation of all instruction types. Included in the set should be any
item that may not require immediate action or where processing time can be
saved by not verifying or testing status after each operation. The status
flags remain set until tested or stored.
Fixed Point-Fixed-point arithmetic operations are performed in 2' s comple-
ment form for either single or double precision. Half-word and partial-word
parameters developed by masking are operated on with full-word logic.
Status flags include both ullderflow and overflow and the instructions are
defined as:
1. Add or Add Double (A, AD), which adds the contents of any
addressable memory location or adjacent locations to the register
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or register pair designated by the A field [(A) + (Z) - A.
(A O' Al)+(Z, Z + l)-AO' AI]'
2. Add Left or Right Half (ALH. ARH) which adds either the left or
right half of any addressable memory location to the right portion
of the register designated by the A field [(A) + (Z 1) - A or
«A) + (Z ) - A]. The sign of the half word is extended prior to the
r
addition.
3. Add Register (AR) under mask is the addition of the register speci-
fied by the X field after a Logical And has been accomplished with
immediate data (A + (X)1\1 -- (A». Register zero is selected if
X = O.
4. Add Absolute of a single or double precision (AA. AAD) operation
takes the absolute value of Z or Z and Z + 1 and adds the results to
AorAOAl(IZI+(A)--Aor IZ.Z+II + (A O• AI)--A O' AI)'
5. Subtract instructions (S •. SD. SLH. SRH. SR) include the same
basic operations and parameter designations as the corresponding
add instructions. With immediate data. a Logical And (11\ (X»
determined as the first step.
6. Multiply instructions (M. MLH. MRH. MR) include the same basic
operations and designations as the co'rresponding add instructions.
With immediate data. a Logical And (I !\(Xn is determined as the
first step. The exception is that on all full or double word
operations, the A field must designate the even register of an
adjacent pair. On single precision operand is selected from A 1.
Half -word multiplications may designate any register and the 32
most significant bits replace the product. Multiply (M) or
Multiply Register (MR).
7. Divide instructions (D. DLH. DRH. DR) include the same basic
operations and designations as the corresponding add instructions.
With immediate data. the arithmetic sum is determined as first
determined and A must designate an even register.
Floating-Point-Floating-point operations are performed on single or double
word formats as with fixed-point. Underflow or overflow flags may be set as
well as abnormal exponent status. On register type. immediate data may be
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or to chain the
Either approach may
Memory
used to reference systems or Executive controlled data
instruction to other instructions (see Section 2.3.6.2).
be used to simplify implementation or reduce Read Only
requirements.
A. Floating-'point Add and Floating-Point Add Double (FA, FAD) are
specified as with the corresponding fixed point instructions (A, AD)
except all parameters are expected to be in a normalized floating
point form. The sum is always normalized and replaces the
specified register or register pair [(A) + (Z) -<> A or (A O' AI) +
(Zp Z + 1) -- A Op All.
B. Floating-Point Subtract or Floating-Point Subtract Double (FS,
FSD) instructions include the same basic operations and parameter
designations as the corresponding floating point add instructions.
C. Floating-Point Multiply or Floating-Point Multiple Double (FP,
FMD) instructions include the same basic operations and parameter
designations as the corresponding floating point add instructions.
D. Floating-Point Divide or Floating-Point Divide Double (FD, FDD)
instructions include the same basic operations and parameter
designations as the corresponding floating point add operations.
E. Floating Point Add Absolute of a single Or double precision value
(FAA, FAAD) takes the absolute value of Z or Z and Z + 1 and adds
the results to A or A OA 1.
F. Floating Point Add, Subtract, Multiply or Divide Registers (FA R,
FSR, FMR, FDR) is similar to the corresponding memory opera-
tions except that the data is selected as (X).
Format Conversion-The instructions listed are defined to speed processing
for the Displays and Controls Subsystem. The conversion sequence supported
is from packed decimal resulting from an edit operation on keyboard input
to a floating-point form and then if requiredp to an explicit scaled fixed
point format. Fixed-point arithmetic operations may maintain an explicit
or implicit scaling. The reverse process is supported by converting an
explicitly scaled fixed-point number to floating point and then converting the
floating point format to a character string for subsequent merging to any
display format.
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Immediate data can be used to reference system or Executive controlled data
or to chain the instruction to other instructions (Section 2.3.5.4). Either
approach may be used to simplify implementation and reduce read only
memory requirements.
A. Scaled to Floating Point (STF, STFD) to transform a fixed point
single or double precision format to the normalized equivalent
floating point format. The output or floating point number replaces
the input or fixed point number (A or A O' AI)' The input is a
signed number whose scale is specified as the effective value of the
displacement field plus an optional register value (X :f. 0).
B. Floating Point to Scaled (FTS. FTSD) to transform a floating point
single or double precision format to the equivalent fixed point
format. The output or fixed point number replaces the input or
floating point number (A O or A O' AI)' The output is a signed num-
ber whose scale is specified as the effective value of the displace-
ment field plus an optional register value (X :1 0).
C. Decimal to Floating Point (DTF. DTFD) converts a string of
decimal digits to a single or double precision floating point number.
The Display and Control Subsystem character strings must be
scanned and valid strings of four bit digits (0000-1001) packed in to
general register A O and A l' The digits are right adjusted and the
left most bit of R O specifies the sign and the least significant bits
specify the number of valid digits. R l contains the power of ten in
2' s complement binary. Z is reserved to reference the logarithm
table for radix conversion. The results replace A or A O' A l'
D. Floating Point to Decimal (FTD. FTDD) converts a single or double
precision floating point number to a valid character string of eight-
bit cha racters whose least significant four bits are (0000-1001).
The floating point number is specified by A and double precision
must be in A O A l' The sign of the number replaces the sign bit of
R O and the correct power of ten is placed in R l in 2' s complement
binary. Z is reserved to reference the logarithm table for radix
conversion. The character string is stored as eight bit characters
starting at the location specified in R O and is packed four per word.
The most significant bits of the output are always 0000 as is the
unused character positions of the last word.
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Bit Manipulation
The following instructions are included to perform general operations on all
data bit strings up to and including a length of 64. They are normally
accomplished in a single register or even/odd register pair. Load Register
type does not have to hold to this convention. All instructions involving
main memory may specify an index register (X :# 0).
Shift Operations - The following shift operation should be implemented but
the Shift and Count Double and both Rotate instructions may be omitted to
minimize the instruction set. The amount to shift or rotate should be the
sum of the displacement field and the register contents specified by the index
field (X of 0) to remove requirements for instruction modification.
A. Shift Right or Left Logical either a single or double register (SRL,
SLL, SRLD, SLLD). A left shift results in zeros entering the right
portion of the register and the loss of any bits shifted beyond the
left end. A right shift results in zero bits shifted beyond the right
end.
B. Shift Right or Left Arithmetic either a single or double register
(SRA,. SLA, SRAD, SLAD). The operation is identical to the
corresponding logical shifts except that the sign bit is extended
on right shifts and an overflow condition is detected on a left shift.
Arithmetic left shifts can be omitted to minimize the instruction set.
C. Shift Left and Count Single or Double (SLC, SLCD) is accomplished
similar to a Shift Left Arithmetic Single or Double (SLA, SLAD),
except that a count is not specified and the shift continues until the
left most bit (sign) does not match the next bit to the right (most
significant bit). The register shifted is A or A O' A 1 and the number
of shifts added to the displacement field replace the contents of X.
D. Rotate Left or Right Logical (RLL, RRL) is accomplished similar
to the corresponding shift left or right logical except during shifting
bits are not lost but are entered in the opposite end of the register.
The count is specified in D and (X) is rotated and replaces (A).
Logical Operations - The following logical operations do not have special
condition indicators assigned and each is a basic function of the SUMC
arithmetic logical unit (ALU). Load or store type operations permit
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indexing (X) within ITlemory and register to register operations permit
defining multiple level operations utilizing immediate data or instructions.
The iITlmediate data usage defined for the instructions can be redefined to
accoITlplish instruction chaining (Section 2.3. 6.2). At this time. it appears
that the ITlasking operation will be a requirement.
A. Load Logical And, Inclusive Or. and Exclusive Or (LAN, LIR, LER)
uses the contents of the specified memory location (Z) and operates
on the specified register (A). The results are placed in the odd
register A 1 and the contents of Z are not modified [(Z) /\ (A) - A I'
(Z) V(A) -+ AI' (Z) + (A) -All. The specified register is not
ITlodified unles s A = AI.
B. Store Logical And, Inclusive Or, and Exclusive Or (STAN, STIR,
STER) is specified and carried out identical to the corresponding
load logical operations except that the results are returned to the
meITlory location Z. The contents of A are not ITlodified
[(Z) /\ (A) - Z, (Z) V(A) -<> Z, (Z) + (A) - zl.
C. Load Register with iITlmediate Logical And, Inclusive Or, and
Exclusive Or (LRAN, LRIR, LRER) is siITlilar to a load iITlmediate
in that a 32-bit operand is generated froITl the right portion of the
instruction. The named logical operations are only liITlited by the
expansion algorithITl for iITlmediate data [(X) /\ I - A, (X) V I - A,
(X) + I ..... A]. The contents of X are not ITlodified unless X =A.
Branching
Two types of instructions have been defined for nonprivileged prograITls to
alter the normal execution of sequential instructions. A third type occurs
but without direct instruction execution by a nonprivileged prograITl. The
latter type includes interrupts associated with I/O and internal conditions
such as storage protection and instruction protection detected by internal or
ITlicroprogram controlled logic. The fourth type also includes microprogram
controlled branches associated with the Executive and program status condi-
tion that may be selectively trapped following a Load PrograITl Control
instruction. The two instruction types are associated with conditional skips
or branches and unconditional branches.
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Conditional Skips or Branches - The skipping of sequential instructions are
always relative to the established program counter. Skips are more
restrictive since addressing is always relative to the base register
associated with the program counter. Branches can specify any base
register.
A. Compare a single or double precision number in either fixed or
floating point (C, CD, FC, FCD). The operation compares the
arithmetic value contained in A or A O and A 1 against a value con-
tained in Z or Z and Z + 1. The relationship is stored as three
status indicators along with other status conditions (i. e., overflow,
underflow, etc.). The status bits are reset with each Compare or
Test Status.
B. Test Indicators and Skip (TIS) uses immediate data (I) to test the
logical states of one or more status indicators. If any correspond-
ing bit is set, a skip will occur. The indicators are always reset
with the instruction and if A :/- 0, the results of th e logical and
operation replace the contents of A.
C. Branch on Zero, Not Zero, Positive, Not Positive, Negative, Not
Negative indicators set or not set (BZ, BNZ, BP, BNP, BN, BNN).
The operation is similar to combinations of compare and skip type
instructions, except that no compare operand is required [(A):
zero].
D. Decrement Count Branch Positive (DCBP) decrements A by one and
branches to Z if the result is not negative [(A) - 1 - A; if negative
P. C. + 1 - PC] .
E. Increment Count and Branch Negative (ICBL) increments A O by one
and branches to Z if (A O) < (A 1); otherwise, goes to the next
instruction (P. C. + 1 - P. C. ).
F. Decrement by Register and Branch Positive (DRBP) decrements
A O by X and branches if (A O) is positive; otherwise, goes to the next
instruction (P. C. + 1 - P. C. ).
G. Increment by Register and Branch Low (IRBL) increments A O by X
and branches if (A O) < (A l); otherwise, goes to the next instruction
(P. C. + 1 - P. C. ).
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H. Test Bits (TBAN~ TBER) to test for bits in Z that match A with a
Logical And (TBAN) or to determine bits positions that do not match
(TBER). If the results are zero, execution goes to the next instruc-
tion; if not, the results replace A I' and the next instruction is
skipped.
Unconditional Branches - Unconditional branches can specify any base
register like the previously defined conditional branch instructions. A pro-
gram task may be given access to a set of base references or instruction
areas but without being given storage privileges. The task or program
executing as a part of the task may branch to reentrant programs within
those areas without explicit requests to the Executive. If required, the
Executive can determine the responsible task by examing task control
information held in SPM even with several tasks sharing reentrant program
elements.
A. Branch (B) unconditionally to the specified location (Z) incremented
by (X) if X i- O. The possibilities include the reference to any
established base register, a zero or a positive displacement value,
and a zero or nonzero index value [(X, X 1- 0) + D + (B) - program
counter ].
B. Branch and define Linkage for Return under current task or execu-
tive control (BLR, BLRE). Both are specified similar to the
Branch (B) instruction, except that current program counter
reference position is stored in the register indicated by A. With
the local instructions, the reference position is only a displacement
value and may be used with a Branch instruction to return control,
branch to (X). With the global instruction, the same operation is
performed, except that a global reference must have been pre-
established by the loading of the base register to be referenced.
A linkage to the Executive is required to .adhere to storage and
instruction protection features; all other branch types must be to
areas assigned by the Executive as controlled by the key or
address limit concept.
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Special Purpos e
The following instructions accomplish specific functions such as input/output
control. Others are included to facilitate implementation of guidance,
navigation. and control: display and controls. and expeTiment processing
algorithms. Any of the latter type may be omitted to minimize the
instruction set.
Input/Output-There are two types of I/O instructions, those directing
immediate execution and those initiating asynchronous operation of an
attached I/O control unit. The latter is usually implemented as an interrupt
or implicit branch operation to an assignable instruction location upon CPU
recognition of the requested operation having completed. The Executive
program will be responsible for maintaining all addresses associated with
I/O interrupts including SPM flags to direct the microprograms which are
defined to interface with the I/O control unit. Only three instructions have
been defined for I/O, two of which are immediate and do not utilize
interrupt logic. Each microprogram defining the instructions must
recognize a failure on the part of the IOC unit to return associated status
information and terminate the particular instruction. Normal execution
which results in status information being returned should be implemented
to skip the next instruction.
A. Begin Input/Output (BIO) instructs the CPU to build and output a
control word to the attached Input/Output Control (IOC). The
memory address is combined with the channel identification con-
tained in A O• Any status information returned by the IOC unit is
placed in AI.
B. Halt Input/Output (HIO) is implemented similar to the Begin Input/
Output instruction (BIO) except that the memory address read does not
have meaning to the IOC unit. The specific channel is designated
in A 0 and the status information is returned in A l'
C. Test Input/Output (TIO) is implemented similarly to the BIO
instruction, but like the HIO, the operation does not initiate
asynchronous operation of the IOC unit and the microprograms
delay until the status information is returned. A time-out must be
included to recognize IOC unit failure.
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Multiproces sor- There are three instructions that reduce the task of
expanding frorn a sirnplex to a rnultiprocessor configuration. The three
should be irnplemented so that they may be utilized even when the multi-
processor units are configured as a simplex system. The definition of the
first instruction, Load Identity, provides information to the Executive or
maintenance prograrns to reduce the logic required to accomplish fault
isolation, automatic reconfiguration, and crew coordinated maintenance.
The identification may be a unique value placed in the Read Onl y Mem-
ory (ROM) of each CPU or rnay be an internal or microprogrammed sequence
to establish uniqueness by determining physical interconnection relationships
among the units.
The other two instructions are utilized to detect conflicts among the CPU's
through lock flags stored in shared rnain memory locations and to reduce
memory activity from a CPU looping and waiting for a lock to be removed.
Both the Test and Delay instructions may be executed by any program. The
three instructions are defined similar to equivalent instructions in an exist-
ing multiprocessor (Reference 3). The Delay instruction permits any
program to gain access to a double word real-time clock maintained in SPM.
Such an instruction feature is desirable eve:n in a simplex system.
A. Load Identity (LID) which instructs the CPU to determine unique
identification and place the value in scratch-pad memory (A).
LID is a privileged instruction.
B. Test/Set and Skip (TSS) is an instruction that takes the bits of A and
if any corresponding bits of Z are set, the instruction is terminated,
Z is not modified, and the next instruction is executed. If no
corresponding bits were set, a logical inclusive or places the bits
of A into Z and the next instruction is skipped.
C. Delay and Store Time (DST) is an instruction requesting the CPU
to loop in a microprogram for a variable number of microcycles
based on the immediate data value. The delay interval is N + k I
where N is the initial overhead for execution of the instruction and
k is the overhead for testing for interrupts, checking interrupt
masks, and for microprogram loop control. An unmasked interrupt
will terminate the delay and return to the Executive with the
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program counter indicating completion of the Delay instruction.
If X '1 0, the value of the specified register is added to the imme-
diate data to determine the time to delay. If A 1 0, the current
time maintained in SPM replaces the contents of A O and A l'
Arithmetic and Programmed Arithmetic-As with other arithmetic opera-
tions,. special indicator bits may be assigned to report abnormal condition
with a program controlled branch or by the program testing the flag with a
conditional branch instruction. Certain instructions that are normally
register to register operations can utilize the X, B, and D fields to contain
other parameters that are required by the microprogram to accomplish the
requested function. The parameters may be constants, variable, or a
vector to either constants or variables.
If parameters are not required, the instructions may be designed to load
X (X 1- 0) either from immediate (I) or indirect «B) + D) data, be defined to
chain one microprogram instruction to a second microprogram, or be used
to control total or partial microprogram repetitions. The microprograms
that are involved in chained operations should have interfaces defined such
that individual microprograms can be executed as independent instructions
(different operation codes). The following instructions have this require-
ment and Read Only Memory requirements can be reduced if other complex
instructions can be implemented in a like manner.
A. Programmed Sine or Cosine (PS, PC, FFS, FPC) transforms a
fixed point or floating point single precision angle A expressed In
Pirads to the principle angle A required to accomplish sine or
cosine approximation by polynomial approximation. Low-order
bits of D reference the appropriate polynomial expansion micro-
program. Other bits become pointers to any constants defined in
Executive controlled memory to minimize microprogram logic.
The sign bit of D is the chain control bit. X o (exponent) is
initialized to the standard number of terms for single precision
sine or cosine approximations. Xl (exponent) is set to 0, 1, 2, or
3 to reflect the determined quadrant. The instruction is chained to
a PE or FEF.
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B. Polynomial Expansion (PE, PEF) fixed or floating point uses the
vector Z and variable (X) in the expansion proces s and X + 1 con-
tains the number of terms. The result replaces the contents of A
and for accuracy and efficiency, the expansion should be:
{l(ZaA + Z ) A + Z3) A + ... Zn_l}'
C. Programmed Arctangent (PAT, FPAT) initially transforms a fixed
point or floating point arctangent (absolute value) arguments
[numerator (X
a
), denominator (X 1)) in single precision to a single
value for subsequent approximation of the principal arctangent by
polynominal approximation. Immediate data is used to control the
programmed sequence, and the results is placed in the general
register specified in the A field following execution of a PE or PEF.
D. Programmed Square Root (PSQ, PSQD. PFSQ. PFSQb) determines
the root of a single or double precision fixed-point or floating point
of positive value specified by X or XaX 1 and the result is stored in
A. A negative value will result iIi program control indicator set
operation. Either instruction that must be implemented as chained
programs requires the immediate field for control.
E. Vector Dot Product (VDP3. FDP3) of two single precision vectors
(dimension 3) in fixed point or floating point and store the results
in A or A a A l' In fixed point, the additions are carried out in
double precision. The reference location of one vector is Z and
the reference of the second must be preloaded in base register BX '
F. Vector Cross Product (VCP3. FVCP3) of two single precision vec-
tors (dimension 3) in fixed point or floating point and store the
results Z, Z + 1, Z + Z. The reference addresses of the two
vectors must be preloaded in base registers specified by A, that is
in BAa and BA 1.
G. Multiply Matrix-Vector (FMMV3) to multiply a matrix times a
vector in floating point (dimension 3) and store the results in Z,
Z + 1, Z + 2. The reference address must be preloaded in base
registers specified by A (BAa and BA 1)'
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Repetitive Operations -Instructions that must be repeated to accomplish a
particular function can be implemented as microprogrammed instructions
that are repetitive where the number of operations are specified by the
decrement and/or a register value. The next instruction listed is an alter-
nate approach to accomplishing repetitive operations and acts much like a
fixed "DO" loop in Fortran which contains a single instruction.
If the latter approach can be efficiently implemen~ed, several previously
listed instructions can gain extra significance, especially operations from
memory to register or from register to memory. Several other instructions
are listed below that can be implemented with self-controlled repetitive
operation or by a loop commanding instruction (IBRN).
Unless efficiency cannot be achieved., several of the fixed length repetitive
instructions listed in the previous section can be implemen ted similar to the
following "increment" type instructions.
A. Increment Base Repeat Next (IBRN) accomplishes a similar opera-
tion as a Decrement Count and Branch Positives following the next
instruction, if the branch reference points back one location. The
difference is that the count is contained in the displacement field
and the overhead for instruction fetch is reduced. The base register
specified by A is incremented by one as the repeated operation is
carried out. The implementation impact on other instructions and
the overhead of this instruction have not been examined in depth.
B. Increment and Limit Check (ILC, IBLC, IFLC) compare the value
referenced by BAO for an in-limit condition as determined by two
limit values referenced by BAl' The instruction is repeated the
number of times specified by D + (X, if X i- 0) and (BA 1) is incre-
mented. If an out-of-limit condition exists, the instruction
repetition is terminated, and the next instruction is skipped. If
IBRN is implemented, Increment and Limit Check can be defined as
a conditional branch. The instructions operate on fixed-point data
either full word (ILC) or bytes (IBLC) and floating point (IFLC).
With bytes, four are tested with each repetition and if an out-of-
limit condition occurs, the pattern repla.ces the contents of general
register A.
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C. Increment Test (ITAN, ITER) to test bit patterns of two vectors
similar to the test bits instructions (TBAN, TBER). Base regis-
ters BA and BX must be preestablished, and following each test,
(BX ) is incremented by one. If the result of any test is non-
zero, the result is stored in the general register specified by A.
Immediate data is utilized to control the repetition and increment
BAl' If IBRN is implemented, the instruction can be defined as a
conditional branch.
D. Increment and Dot Product (IFDP, IMDP, IBDP) determines the
vector dot product of two vectors referenced by BAO and BAl' The
length of the vectors are specified as immediate data [D + (X, if
X 1- 0)]. The parameters are floating point (IFDP), bytes (IBDP) or
a combination (IMDP, BA 1 are floating point and BAD are packed
bytes). The product of bytes are maintained in fixed point (A) and
floating point or mixed are accumulated in floating point. Vector
length, with mixed para:meters (BAO) is 1/4 and with bytes, both
are 1/4 of the specified repetition cycle.
E. Increment and Sum Bytes (ISB) determines the sum of a packed
string of bytes in fixed point and the result is accumulated in A.
Immediate data [D + (X, X 1- OJ specifies 1/4 the vector length.
Configuration Control- The details of the following instruction are dependent
upon the hardware implementation for controlling the set of units that make
up the simplex of multiprocessor SUMC. Four instructions are listed to
to show the relationship to the SUMC instruction format and other instruc-
tions. For more details, reference the multiprocessor system description.
A. Load Configuration Control Unit (LCCU, LCCE) is defined for the
Executive to load the configuration control of the CPU executing the
LCCU. The Executive, depending on the relative system control
states, can cause the loading of the configuration control unit of
another unit (LCCE). Subfield usage and content is defined in the
multiproces sor system description.
B. Store Configuration Control (SCCU) is similar to the load instruc-
tions, but of course, accomplishes the opposite function.
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2.3. 7 Instruction Set Application
The instructions defined in the preceding section have been listed in 2.3.7. I
and assigned a priority index to define a logical buildup sequence. The
sequence may be used as implementation steps to insure consistent specifi-
cation or breadboard evaluation. Figure 2-37 presents an alternative for
SPM allocation should all or almost all of the instructions be defined and
the number of base registers prove to be too limiting. Examples of typical
processing functions are presented in Section 2.3.7.2 along with instructions
required to demonstrate capability. The instruction examples assume the
alternate SPM allocation.
Assignment -----------SPM----------Normal Usage
Privileged
Area No. I
Privileged
Area No, 2
Privileged
Area No. 3
Nonprivileged
Figure 2-37. SPM Allocation
Executive Control
f- - --------- --
Base Registers (8)
Work Area
-- - -- - - - - - - --
Base Registers (8)
Stack or
Extra Work Area
General Purpose
Registers
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(Inactive Task)
Executive or
Microprograms
(Active Task)
(Inactive Task)
GPR's
(Active Task)
GPR's
2. 3. 7. I Instruction Summary
General Register Content Control
Note: (*) indicates privileged instruction
Designation Index Name
L 1 Load
ST I Store
LLH 5 Load left half
STLH· 5 Store left half
LRH 5 Load right half
STRH 5 Store right half
LD 3 Load double
STD 3 Store double
LM 5 Load multiple
STM 5 Store multiple
LI 1 Load immediate
LIRS 1 Load immediate/reverse subtract
LIA 1 Load immediate address
LA 1 Load absolute
FLA 2 Load absolute floating point
LBD 1 Load byte direct
LBI 1 Load byte indirect
Privileged Area Content Control
LPC 1 Load program control
LB 1 Load base
LBR 1 Load register to base
LBB 1 Load base to base
LPi 1 * Load privileged (1, 2, or 3)
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Designation Index Narrle
STPi l>'~ Store privileged (1, 2, or 3)
LRPi 5>'~ Load registers and privileged (1, 2, 3)
SRPi 5* Store registers and privileged (1, 2, 3)
LPTR 1 >'~ Load privileged to register
LRTP 1>:' Load register to privileged
EPR 1* Exchange privileged/registers
LEB 1 ~:' Load executive and branch
Arithrrletic
A 1 Add
AD 4 Add double
ALH 5 Add left half
ARH 5 Add right half
AR 1 Add registers
AA 1 Add rnagnitude
AAD 4 Add double rrlagnitude
FAR 2 Floating point add registers
FA 2 Floating point add
FAD 3 Floating point add double
FAA 2 Floating point add rrlagnitude
FAAD 3 Floating point add rrlagnitude double
S 1 Subtract
SD 4 Subtract double
SLH 5 Subtract left half
SRH 5 Subtract right half
SR 1 Subtract registers
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Designation Index Name
FSR 2 Floating point subtract registers
FS 2 Floating point subtract
FSD 3 Floating point subtract double
M I Multiply
MLH 5 Multiply left half
MRH 5 Multiply right half
MR I Multiply registers
FMR 2 Floating point multiply registers
FM 2 Floating point multiply
FMD 3 Floating point multiply double
D I Divide
DLH 5 Divide left half
DRH 5 Divide right half
DR I Divide registers
FDR 2 Floating point divide registers
FD 2 Floating point divide
FDD 3 Floating point divide double
Formating Instructions
STF 3 Scaled to floating point
STFD 4 Scaled to floating point double
FTS 3 Floating point to scaled
FTSD 4 Floating point to scaled double
DTF 3 Decimal to floating point
DTFD 4 Decimal to floating point double
FTD 3 Floating point to decimal
FTDD 4 Floating point to decimal double
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Designation
Bit Manipulation
SLL
SLLD
SRL
SRLD
SLA
SLAD
SRA
SRAD
SLC
SLCD
RLL
RRL
LAN
LIR
LER
STAN
STIR
STER
LRAN
LRIR
LRER
Index
I
I
1
I
I
I
1
I
2
4
5
5
1
I
I
I
I
1
I
I
1
Name
Shift left logical
Shift left logical double
Shift right logical
Shift right logical double
Shift left arithmetic
Shift left arithmetic double
Shift right arithmetic
Shift right arithmetic double
Shift left and count
Shift left and count double
Rotate left logical
Rotate right logical
Load and logical
Load inclusive or
Load exclus i ve or
Store and logical
Store inclusive or
Store exclusive or
Load register and logical
Load register inclusive or
Load register exclusive or
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Designation Index
Branching
Name
C
CD
FC
FCD
TIS
BZ
BNZ
BP
BNP
BN
BNN
DCBP
ICBL
DRBP
IRBL
TBAN
TBER
B
BLR
BLRE
1
4
2
3
1
1
5
1
5
1
5
1
1
1
1
1
1
1
1
1
Compare
Compare double
Floating point compare
Floating point double compare
Test indicators set
Branch on zero
Branch on nonzero
Branch positive
Branch not positive
Branchnegative
Branch not negati ve
Decrement count branch positive
Inc rement count branch low
Decrement register branch positive
Increment register branch low
Test bits logical and
Test bits exclusive or
Branch
Branch linked registers
Branch linked registers to executive
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Special Purpose
A. Input/Output
Designation Index Name
BIO
HIO
TIO 1*
Begin input/ output
Halt input / output
Test input/output
B. Multiprocessor
LID
TSS
DST
1
1
Load identity
Test/set and skip
Delay and store time
C. Arithmetic and Programmed Arithmetic
PS 1 Programmed sine
PFS 2 Programmed floating point sine
PC 1 Programmed cosine
PFC 2 Programmed floating point cosine
PE 1 Programmed po1ynomina1 expansion
PFPE 2 Programmed floating point po1ynomina1 expansion
PAT 1 Programmed arctangent
PFAT 2 Programmed floating point arctangent
PSQ 1 Programmed square root
PSQD 4 Programmed square root double
PFSQ 2 Programmed floating point square root
PFSQD 3 Programmed floating point square root double
D. Repetitive Operations
DCRN
VDP3
FVDP3
5
1
2
Decrement count and repeat next
Vector dot product (dimension 3)
Floating point vector dot product (3)
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Description
VCP3
FVCP3
FMMV3
LCMB
IBRN
ILC
IBLC
IFLC
ITLA
ITER
IFDP
IBDP
IMDP
ISB
Index Name
1 Vector c ros s product (3)
2 Floating point vector cross-product (3)
2 Floating point matrix X vector (3)
1 Limit check multiple bytes
5 Increment base and repeat next
1 Increment and limit check
5 Increment and byte limit check
2 Increment and floating point limit check
1 Increment test logical and
1 Increment test exclusive or
2 Inc rement and floating point dot product
5 Increment and byte dot product
2 Increment and mixed dot product
5 Increment and sum bytes
E. Configuration Control
LCCU 1* Load configuration control unit
LCCE 1* Load configuration control external
SCCU 1* Store configuration control unit
SCCE 1 ~~ Store configuration control external
2.3.7.2 Examples of Usage
The following paragraph presents examples in different areas of Space
Station onboard digital data processing. The area and specific processing
functions are identified, and the key instructions for performance are pre-
sented. Instruction mnemonic (operation) codes are as previously defined.
The naming conventions are for the convenience in associating the definition
of the instruction (SUMC operation) with the programming language. The
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translation of the mnemonic and the following program generation
(ass embler) features are assumed.
A. Immediate data formating capability
B. Symbolic definitions of absolute values.
C. Default base register assignment.
Executive Processing
A significant number of operations within the Executive involve maintenance
of data in scratch-pad memory at any time a program task switch occurs
(Figure 2 - 37).
A.. Entry and Exit to the Executive
1. Function:
Old status - Executive storage - New status
2. Instructions:
a. Entry from current program (nonprivileged)
BLRE Stores Program Counter, BO, and Status
Note: The three corresponding items of the Executive are
loaded.
(Any series of Executive instructions to store status in
main memory, process request, and select next program
for execution. )
I
I
EXECUTIVE
PROGRAM
I
I
I LEB z Restores Program Counter, BO, and Status.
b. Exit is made to next instruction following the above BLRE
on any referenced location (Z).
B. Redefining Scratch Pad Memory areas
1. Function:
a. Active GPR' s - Privileged Area I
b. Main Me·mory - Active GPR's - Area 1
2. Instructions:
(Assume BO established on switch to executive and current
status (BO, program counter, and program status information)
is stored in the executive at the new BO +) (location 3 of Area 1).
EPR 4, 1 (SPM Executive Data - GPR 4, 5)
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Determine reason for switch to the Executive and the need for
a complete switch of GPR.
a. Assuming Area 3 is available and BO is still established.
LRP3 STACK, 5 (new registers - GPR - Area#3)
b. Assuming Area 3 is not available then:
STM STACK, 4 (GPR - inactive stack)
LM STACK, 5 (ready stack - GPR's)
Instruction Sequencing
The following instructions are included to demonstrate two types of
instruction sequence control.
A. Control of Program Instruction Loops
1. Functions:
Repeat the execution of a set of instructions N times, generating
an index register value from (a) N -1 to 0 and (b) 0 to K (N -1) by
K.
2. Instructions
a. LI RI, N -1 (assembler generated value to RI)
LOOP A (any set of valid instructions, RI may be modified.)
DCBP RI, LOOP A (cycle if RI-l :; negative)
b. LI RI, K(N-l), RO (Limit to Rl, reset RO)
LI RK, K
LOOP B (again any valid instructions)
IRBP RO, LOOP B, RK (cycle if RI ;t negative)
B. Control of Abnormal/Infrequent Conditions
1. Functions:
Detect any overflow, underflow, divide check, or negative
square root attempt in a series of calculations:
2. Instructions:
LPC TRAP (detect any exception flags)
(arithmetic operations) (Program control can force branch)
B END (or any normal exit)
TRAP (exception processing)
NOTE: Loading R and changing the LPC argument to R,
TRAP will accomplish selective condition monitoring.
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Specialized Processing of Standard Words
Many GNC equations containing the following processing functions frequently
occur in control equations and each set of equations are repeated several
times per second.
A. Vector Dot Product (Dimension 3)
1. Function:
M N = MoNo + MINI + MZN Z
Z. Instruction: (fixed-point)
LB BZ, M (address reference - BZ)
VDP3 RZ, N (Mo M - RZ, R3)
B. Vector Cross Product (Dimension 3)
1. Function:
Z.
=
Instruction:
LE
LE
FVCP3
MlN Z - MZN 1
MZN O MONZ
MON 1 - MIN O
(floating point)
EZ, M (address reference - BZ)
E3, N (address reference - E3)
C (M x N - C, C + 1, C + Z)
Special Processing of Partial Words
Experiment data processing frequently involves operations on sets of data
where each element is an encoded 8- bit value or the standard 3Z- bit
SUMC words. Statistical operations such as determining standard deviation
or correlation coefficients and numeric techniques for curve fi~ting o.r
analysis involve repeated application for the following operations:
A. Summation of a Vector or of 8-Bit Values
1. Function:
Weight =
N-l
L
o
Y.
1
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2. Instruction:
a.
LB
ISP
B2, Y
R2, N /4-1
(assuming self-incrementing
implementation)
(address reference - B2)
(sum N bytes)
(assuming self -incrementing
repetition)
(address reference to B2)
(address reference to B3)
(accumulate products)
(assuming commanded repetition
implementation)
(address reference to B2)
(establish loop control)
(Dot product 4 bytes of Y)
Function:
N-l
M Y = I M.Y.1 1
i = 0
Implementation:
a.
LB B2, M
LB B3, Y
IBDP R2, N /4-1
b.
LB B2, M
IBRN R3, N/4-1
IBDP R2, Y, R3
2.
b. (assuming commanded repetition
implementation)
IBRN R3, N /4-1 (establish loop value)
ISP R2, Y, R3 (sum 4 Bytes of Y)
B. Dot Product of Two Eight-Bit Vectors
1.
2.3.7.3
1.
2.
3.
4.
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2.4 EXECUTIVE PROGRAM
A preliminary design specification for the SUMC Executive program has been
prepared in CPCEI format. The specification is provided as Appendix A to
this document.
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Section 3
DATA BUS
3.1 REQUIREMENTS
The specific data distribution system requirements depend on the quantity
and type of data generated,. the maximum allowable response times associ-
ated with that data, and the number of stations or terminals gathering
data.
Data quantities and rates were assessed for both experiments and
subsystems.
The subsystem analysis was based upon a tabulation of Space Station sub-
system requirements relative to the data bus. These requirements were
derived from, information provided by the subsystem designers which included
a description of each data item, specifying the data source, category (stim-
ulus or response), form (analog, bilevel, etc.), usage, and occurrence
statistic s.
Load sheet data was keypunched and input to a computer program which per-
formed various sorts and tabulations of the data and provided the results in
printed report form. Results are based upon a total of 9, 580 data items and
include all subsystem requirements.
The following is a summary of data rates by subsystem. These rates repre-
sent actual data, and are average (not peak) rates. Address bits and other
overhead is not included, nor is the effect of preprocessing such as remote
limit checking.
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Subsystem Data Rate
GNC 3.60 kbps
EelLS 3.06 kbps
Communications 32.16 kbps
Propulsion 0.90 kbps
Data Management 134.81 kbps
Electrical Power 7. 96kbps
Total 182.49 kbps
An analysis of data block lengths revealed that approximately 99 percent of
the data items are two bytes (sixteen bits) or less in length. not including
overhead. These items consist primarily of single-parameter measure-
ments and commands. It is significant to note, however, that these items
make up only about 10 percent of the data volume. The other 90 percent
consists of data to and from the communications subsystem, displays, and
bulk digital storage devices, and other multiword transfers. These trans-
fe rs are gene rally of longer block length, ranging from 64 bytes upward to
over 1, 000 bytes.. Examples of these are listed below:
RDA U Block Dump 64 bytes
(64 channels at 8 bits each)~<
RDAU Memory Load* 160 bytes
(64 channels at 20 bits each)
Display Update 1, 000 byte s
(l, 000 characters at 8 bits each)
Data to I from Communications Indeterminate
(Shuttle, DRS, etc.)
>',cBased upon 64 channels per RDAU. Baseline is now 32 channels.
These results suggest that the majority of routine bus transactions may be
accommodated by data words of 16 bits or less, but that special arrange-
ments may be required to effectively handle a relatively few data sources
characterized by high data volume and long message lengths.
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32. 30 kbps (17%)
150. 19 kbps (83%)
The subsystems were then analyzed to determine the requirements for direct
terminal-to-terminal data transfers, bypassing the DMS data processor.
Requirements for transfers of this type were found to be minimal, since the
majority of data does require processing of some type. This conclusion is
based upon the Space Station DMS baseline which centralizes the data proce s-
sing functions, including those associated with GNG. Thus, the bulk of
subsy·stem data, such as commands, measurements, and display information
either originates in the DMS computer or must receive processing such as
scaling, code conver sion, and formating.
Sorts ·were also made on the data requirements listings to determine the
incidence of randomly occurring versus cyclic or periodic data. The results
are as follows:
Periodic Data
Random Data
The above are average data rates and do not include overhead or preproces-
sing such as RDA U limit checking. The periodic portion consists primarily
of status monitoring and display data, while the random portion consists of
command and control functions, checkout and fault isolation data, communi-
cations, and memory transfers.
An analysis was then performed to determine the reduction in data bus
traffic which could be achieved by performing limit checking in the RDAUs.
This technique is applicable to tho se functions requiring periodic status
testing which would otherwise be performed in the DMS computer.
As stated previously, the data bus load contributed by periodic operations
was calculated as being 32.30 kbps. Of this amount, 50 percent or 16. 14 kbps
is associated with periodic status monitoring (i. e. limit checking) of approxi-
mately 3,100 parameters. This function could be performed at the RDAU
level. Under this approach the DMS computer would still be required to
sample individual parameters at periodic but relatively infrequent intervals
to verify proper operation of the local limit check circuitry, and would be
required to load and update the local RDAU memories. The additional bus
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load associated with these operations has been calculated as being
approximately 1 kbps, assuming one computer sample of each limit check
parameter each 5 minutes and updating of the RDAU memories once each
hour. The net reduction in data bus traffic is therefore on the order of
15.0 kbps, or 8.2 percent.
Finally, a sort of the data listing was made to determine the bit rate associ-
ated with command and control functions. The average command bit rate
was found to be approximately 600 bits/ second. The primary contributor
to this total is the GNC subsystem at 560 bits/ second, with the balance
being scattered among the other subsystems.
The amount of experiment data is derived from the experiment descriptions
in the Blue Book. The experiment data totals were 2.4 MBPS and 7.2 MBPS
for ISS and GSS, respectively. The rates shown involve two assumptions:
• High rate experiments can be scheduled such that only one is
operating at any given time.
• The maximum data rate to be handled by the data bus will be such
as to incorporate only the most common occurrences.
GSS Experiments A-33CC, ATM, and A-4A, Narrow Field UV Telescope
involve 9.5 MBPS and 8.6 MBPS associated data rates, respectively.
These will be handled by special data handling methods as will the 50 MBPS
generated from the ES-1AA, Earth Observation. However, there are
three experiments which generate 7.0 MBPS, A-SA, X-Ray Telescope,
A- 5B, Gamma Ray Telescope, and A-b, IR Telescope. Consequently, the
data bus should be capable of handling at least 7.2 MBPS peak data rate.
This rate corresponds to a total data bus rate of approximately 10 MBPS
when overhead and control bits are added.
The data distribution system must also allow a high rate experime'nt package
to operate at the same time other high rate transfers occur, e. g. 10 MBPS
data transmission over the communication system to the ground. Thus,
more than one 10 MBPS bus is required.
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The analog requirements imposed on the data distribution system are derived
from the baseline requirements documents. These requirements have not
been modified extensivelY' from those requirements derived for the 33 ft
diameter Space Station.
3.2 ALTERNATE CONCEPTS AND TRADE STUDIES-
SPACE STA TION
3. 2. 1 Data Bus Control
Data bus access must be controlled to eliminate scrambled data or erroneous
commands from simultaneous transmissions. Three methods of controlling
a digital data bus are:
A. Polling
B. Inter rupt
C. Contention
3. 2. 1. 1 Polling Approach
Under control of a data bus sup~rvisor, all input and output devices are
sampled at a rate greater than ~he minimum required to satisfy system
dynamics and operation. Units on line respond only on request from the
controller. Most polling scheles do not require each device to be interro-
gated at equal rates but at a frequency which allows system response time
requirements to be met regar He s s of other input/ output device
specifications.
For control unit to remote terminal data transfer, a control word is put on
the bus following synchroniz .I.tion. Data to the terminal follows. All remote
terminals decode the contro , word and the proper terminal accepts the data.
For data transfer from a rmote terminal to a Central Processing Unit
(CPU), a command is sent by the control unit. All terminals decode the
control word and the prop :r terminal responds.
Hub polling is a slight m >dification to the standard polling technique. Ter-
minals on the data bus a::e sequentially addressed. 1£ a terminal has no
I
data, it sends the polling signal to the next terminal. In the event the
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terminal has data to transmit, the polling signal is not transferred until the
end of the data transmission. This method reduces propagation delays but
re sults in a lack of flexibility since the entire polling loop must be completed
before the bus control unit regains control.
The polling approach results in simple input/output device interfaces and
can be either hardware or software controlled. Software complexity can
be reduced by using stored program sampling formats. Hardware polling
can be used where sampling priorities allow fixed polling sequences.
3.2.1.2 Interrupt Approach
This de sign concept allows a remote terminal to acquire the bus controller
when data is ready or when attention is required. The controller then
addre sse s the te rminal as in the polling scheme. In effect, the polling
and interrupt approaches can be integrated with the interrupt funttion used
to modify the polling sequence.
The interrupt concept requires another bus, s\nce hardwired interrupts
from each remote terminal is undesirable. However, data bus transfer
rates and software complexity can be reduced \y incorporating a simple
interrupt scheme.
3.2. 1.3 Contention Approach
In a contention system, each terminal competes for the use of the bus. A
"line available" signal or polling signal, circula e s through each terminal
when the bus is free. The terminal acquires acc ss to the bus by capturing
the polling signal. The terminal may then transf r data.
The bus controller controls the "line available ll si nal. When a command
is to be sent to a specific device, the controller re oves the polling signal
from the line and inserts the necessary command. Consequently, this
approach can also be used in conjunction with the po ling scheme de'scribed
previously. Since the bus controller holds the "line vailable l1 signa) during
a command or a polling sequence, provision must be ade for the terminal
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to respond on command without the "line available" signal. This system
allows immediate re sponse by any commanded device since other device s
do not have the capability to capture the line. It also provides a means of
acquiring data and controlling terminals not normally involved with the
contention system.
Succe'ssful operation in a contention system depends on low-data bus load
factors and the assurance that no terminal will capture the line for long
periods. This requirement may not allow computer-to-computer or bulk-
storage transfers.
Advantages of the contention mode are minimized bus data rates and simpli-
fied software. However, terminal hardware has to be more complex to
provide the intelligence for capturing the polling signal and outputting data
at proper times.
3.2.1.4 Command/Data Channel Commonality
The digital channels are operated in a half duplex mode. The amount and
frequency of commands and/ or instructions are relatively small compared
to the amount of data. Buffers at each remote terminal allow data to be
stored when urgent commands are to be transmitted. Thus, no data loss
occurs even when data transmission is interrupted for priority commands.
(Software control of the polling sequence provides for interrupts of this
nature.) Incorporating commands on the same channel as data allows a
,
more efficient design to be effected. As an example, assume two separate
10 MBPS digital buses. On the surface, it appears that this represents a
total capacity of 20 MBPS. However, if one line is used solely for com-
mands having a rate of 2 MBPS, the total data transfer is only 10 MBPS.
Consequently, incorporating a separate command line either involves more
design effort and less hardware commonality for two lines having different
speeds or less efficient use of total system capability.
3.2. 1. 5 Digital Data Bus Operational Control
All communications or messages in data bus digital channels will either be
"commands" generated by the controller or "responses!1 generated by one of
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the Data Bus Terminals (DBT). These messages will be transmitted in
an ordered sequence and consist of a combination of 18 bit words.
Figure 3-1 shows the word formats for information transfer over the data
bus. Four types of 18 bit words are identified as IIA", "BII, "CII , or "D"
words. An" All word contains the DBT address and commands; a II HI word
contains a word count, the device instruction, and the I/O channel address;
a 'IC" word contains status; a IIDI word contains data. Command messages
occur in the form of an "A" word, followed by data if any, and ending with
a II B" word. A normal response to a command consists of the echoed l1A"
word, followed by up to 32 data fl DII) words, and ending with a "C" word.
Each bus transmission starts with a synchronization burst consisting of
15 zeroes followed by a three-bit sequence of one, zero, one. This is
followed by an "A" word, data if any, and ends with either a "B" or "C'I
word. In a device-to-device transfer, an additional"A" and "B" word
-, ,-,(designated hereafter as "A II and 11 B II) are transmitted from the controller
to the DBT as two data words, i. e., having identical formats as an "A"
and" BII word but containing a lead zero rather than a lead one. This data
provides the address of the second device and contains any necessary control
information. The DBT then reinserts the lead one's and uses these data
words as control words for device-to-device transmissions.
The data bus controller receives information containing the status of the
DBTs and RDAUs and or experiments associated with a particular DBT fr0m
the status of the II C" word bits. The arrangement of the" C'I word is shown
in Figure 3-2.
Transfers between the controller and DBT are illustrated in Figures 3-3
and 3-4. Figure 3-3 shows the normal sequence for transfer of data from
the DBT to the controller (identified as a read mode). In a typical read
sequence, the controller transmits synch, an "A" word and a IIBll word to
the DBT. In response, the DBT generates a synch burst, an echo "A" word,
up to 32 16-data bit plus two control bit data words, and ends with a "C" word
containing te rminal status information. The total re sponse time (from time
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of command initiation to receipt of me ssage) is approximately
73 microseconds with circuit and propagation delays accounting for approxi-
mately 4 microseconds. In the event special data is required from an I/O
device such as a Remote Data Acquisition Unit (RADU), a special request
sequence must be serviced whereby a large time delay of 638 microseconds
is allowed for data transfer from an I/O device to the DBT at 1 megabit
per second. The Controller issues a command consisting of synch, an "N I
word, and a I'B" word. The DBT responds with a synch, an ehoed "A" word,
and a II C" word. After a delay of 8 microseconds, the DBT transmits the
II BII word to the I/O device (hereafter assumed to be an RDAU). The RDAU
responds within 4 to 14 microseconds with the data transfer taking up to
576 microseconds for a total elapsed time of approximately 638 microsec-
onds allowing for circuit and propagation delays. The typical read sequence
is then initiated to bring data to the BIU. Total elapsed time will be less
than 710 microseconds. The data bus channel is only occupied for 85 micro-
seconds and other functions can be performed during the channel free time.
Figure 3:-4 illustrates the typical write mode. The controller transmits a
synch, an I'A" word, up to 32 IS-bit data words, and a IIB" word, requiring
63 microseconds. The DBT responds with a synch, an echoed "A" word,
and a II C" word. After a delay of 8 microseconds, a II Bil word is transmitted
to the RDA U followed by up to 32 data words. Total elapsed time will be
less than 638 microseconds. The data bus channel is only occupied for
approximately 12 microseconds however, and can be utilized to perform
other functions.
The sequence for terminal to terminal information transfer is shown in
Figure 3-5. Inthe event both terminals are not on the same channel, a
preliminary command must be sent to switch one of the te rminals (Identified
by the address of the liN' word) to the other' s frequency channel. This
sequence is not shown in the figure. The controller transmits a synch, an
-, -,
"AI I word, an "A
"
data word, a "B"data word, and a "B" word. The DBT
re sponds with a synch, an" A" word, and a II C" word. After a nominal
delay time (approximately 1 microsecond), the DBT transmits another synch,
an "A'''word, up to 32 18-bit data words, and a "B'llword. The DBT identified
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by the address field in the "A'''word receives the data and responds with a
-, -
synch, an echoed II A II word, and a 11 C" word. This sequence is repeatable
with 'I A'II and "B'lI words issued with each terminal to terminal transfer
sequence. The total sequence will require less than 84 microseconds but
occupies the data bus channel for the .full amount of time. Therefore, the
data bus channel is occupied for the total length of time required for
terminal-to-terminal transfer. The reset command is issued to the DBT
identified by the "A" word to reset the FDM channel, if necessary, and to
re set the registers containing the 11 A'" and 1113'" words.
3.2.1.6 Data Bus Controller
A trade study has been performed to determine the applicability of using a
specially designed data bus controller versus using executive routines of
the main proces sor for implementing bus control. The proposed capabilitie s
for the SUMC processor were used as a base for the software approach to
data bus control.
The specially designed data bus controller would operate in conjunction with
the SUMC processor but would handle all the periodic data request functions.
This controller would be interruptable by the processor in the event special
data was needed. The trade study results are shown in Table 3-1. This
study indicates that a separate data bus controller adds an additional black
box to the system, increases hardware costs by 19 percent and saves very
little software. Therefore, data bus control will be designed into the SUMC
processor executive routines.
3.2. 1. 7 Error Detection Techniques
Data bus control, to be complete, must have the capability of detecting when
errors occur. The Space Station data bus system will employ high signal-
to-noise ratios in any given channel. Consequently, if a binary symmetric
channel is as sumed for the digital data channels, the probability of any bit
being in erro r will be Ie s s than 10- 6.
Although this magnitude of error rate is not high, message transmissions
require greater assurance that they are accurately received. Thus error
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control techniques are necessary. In general, error control implies the
detection and correction of errors. There are two methods of implementing
the correction proce ss after an error is detected. The se methods are by
retransmission or by forward error correction via coding. The later tech-
nique is not advantageous unless no return path is available to request a
retransmission or unless the uncoded error rate is very high. In addition,
forward error correction requires relatively complex hardware. Since the
Space Station data bus involves low error rates and employs half duplex
operation (i. e., a return path is available), when error correction is
required retransmis sion is the recommended approach.
Fundamental to any error control is the statistics of the perturbing noise.
In mo st communications below 10 MHz, man-made burst noise generally
predominates. This is partially because low frequency, externally generated
noise is difficult to attenuate via shielding. Cable shields, however, become
effective above 10 MHz and are especially effective above 40 MHz. When
man-made noise is not present, as approximated by a single channel data
transmission operating over coaxial cables above 100 MHz, Gaussian noise
statistic s provide an accurate approximation. Since the Space Station data
bus encompasses a wide freque:lcy spectrum, both Gaussian and burst noise
statistics are of interest.
The detection of errors provides various advantages and is mandatory to
complete the retransmission/correction process. The following techniques
are considered as candidates for error detection:
A. Simple parity
B. Dual parity
C. Dual message transmission
D. Cycle block coding (double error detection)
E. Data feedback
F. Waveform validity checking
The following assumptions were utilized in the analysis of the various
schemes of error detection:
A. A binary symmetric channel is as sumed. This implies that no
a priori information is available and Gaussian noise statistics
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apply. An error in detectinga one when a zero is transmitted
has the same probability as an error in detecting a zero when a
one is transmitted.
B. Unle s s otherwise indicated, all data is in NRZ L format.
C. Bit error rates are less than 10- 5 . The block length times the
bit error rate is much less than 1.
D. All transmission is serial and simplex.
E. Transmission to and from each station has the same error
probability.
F. Burst error detection is noted but not formulated. A burst error
is defined as erroneous bits that re sult in a noise induced signal
level of one polarity (binary zero or binary one) for b consecutive
bits.
The different types of error detection schemes were evaluated for the
relative error probability, undetected error probability and through-put
efficiency. Each of the error detection techniques are discussed in the
following paragraphs:
Simple Parity
Simple parity is the case where a single check bit is added to (n-1) data bits
such that the sum of the n bits is odd (or even in case of even parity).
For simple parity P b = np approximates the probability of an error in a group
of n bits. Simple parity will detect all odd errors. The error probability is
obtained by calculating the probability of occurrence for all even errors.
However, an approximate probability can be calculated by
p =
u
E = n ! 2 n (n - 1) p 2
2 2! (n - 2)! P = 2
The above equation considers all multiple errors and is conservative in that
simple parity actually detects all odd multiple errors. This is typical in
that most coding techniques will detect many error combinations but only the
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most probable are considered. The approximations, however, are accurate
for binary symmetric channel since the probability of three errors is at least
an order of magnitude less than the probability of two errors.
Through put efficiency is (n-l )/n, since in a block of n bits, n-l are data.
Dual Parity
Dual parity is here by defined by dividing a block of n bits into even and odd
groups and assigning a simple parity to each. Thus any two consecutive
error s will be detected.
The error probability is as for simple parity P b =np.
The undetected error probability can be computed as for single parity with
n/2 substituted for n.
(~) f~ -1) 2 1 ( ) 2Pu = 2 P = 4(n) ~-l P
Throughput efficiency is (n-2)/n.
Dual Transmission
This technique is typified by the transmission of a mes sage followed by the
compliment of the same message. With dual transmission, twice the number
of bits are required with each bit being dual redundant. Thus, the probability
of an error is double that of no redundancy.
The probability of any data bit error being undetected is equal to p2, the
probability of two independent failures. Since there are n message bits,
2Pu = np
169
Throughput efficiency, n/2n =1/2
Data Feedback
This technique consists of sending a message to the receiver followed by the
receiver retransmitting the same message back (before accepting it). A
comparison is then made to verify accuracy and if no errors are detected, an
accept signal is transmitted to cause acceptance. The probability of one or
more errors is,
P b = 2np + ap
Where'a is the number of bits in the Accept/Reject signal.
The probability of an undetected error, Pu, is np2. Throughput efficiency
is Ie s s than 1/2 because of the accept signal. The key advantage of this
technique is that a high confidence of proper equipment operation accompanies
the transfer of a message. Burst error detection of n bits is also provided.
Block Cyclic Code (with double error detection)
Many cyclic code s are available and a paritcular code can be tailored to the
specific requirements. Approximating the characteristics of most codes
(including simple parity) tends to be conservative. Nevertheless, if we
choose a general case of (n, k) where n is the block length and k is the num-
ber of data bits and assume that any two errors can be detected (no correc-
tion implemented), the probability of an error is np. The undetected error
rate for three or more errors is approximated by the following equation:
= n(n-l)(n-2)(n-3)! p3 = n(n-l)(n-2) p3
E 3 3! (n-3)! 6
Throughput efficiency is kin.
Waveform Validity of Manchester II Code
Data transmitted in formats other than NRZL can offer the advantage of error
detection. This advantage is gained at the expense of higher frequency 0 r
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more than two levels. Although it is not commonly recognized,
Manchester II (Biphase L) has this property. This coding technique can be
viewed as each bit being the consecutive transmission of two NRZL coded
bits (in one bit period) with the second being an odd parity. With this
observation, error probability approximations can be determined from
equations for simple parity with a block length of 2. The error probability
is 2np, twice that of simple parity although it should be noted that phase
detection techniques can be used to reduce this to np.
Each bit 1 s undetected error probability is determined from.
= n I (n 1 - 1) p2
2
which for n = 2 is
Since there are n bits in a block
2Pu = np
The throughput efficiency is 1/2.
A burst noise pulse will tend to distort the waveform. of a single bit such
that a phase reversal (level change) does not take place. This constitutes
an error which should be detectable. Thus, all burst errors can theoretically
be detected if parity within each bit period is checked.
It should be noted that as the transmission rate increases, waveform. validity
checking becom.es more difficult.
Block Parity
This technique, also referred to as vertical and horizontal parity, is often
used in. tape recording. A m.essage is organized into c groups or characters
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of r bits each including parity check bits. The organization forms a block
of r rows by c colunms. The last bit in each column (or character) is a
vertical parity check bit and the last colunm is horizontal parity check bits.
This form of checking will detect any three errors in the block and many
combinations of multiple errors. It also detects all single burst errors
of r bits and many multiple burst errors. In a binary symmetric channel,
the error rate can be approximated by:
E = rc(rc-l )(rc-2)(rc-3) p4
4 4'
or simply
n(n-l)(n-2)(n-3) p4
24
The throughput efficiency for this coding techn,i que is:
(r-l)(c-l)
rc
where 11, = rc
Table 3-2 summarizes results and provides an example calculation for the
tentative Space Station system with p = 1 0- 6 and 11, = 16. Combinations of the
techniques indicated can greatly improve undetected error probabilities at
the cost of throughput efficiency. However, for Space Station purposes, a
probability of undetected error of 10- 10 is considered adequate. Therefore,
the use of simple parity is recommended for simplicity and high throughput
efficiency.
3. 2. 2 Signal De sign
The Space Station data bus employs an asynchronous time division and
frequency division multiplex (TDM/FDM) scherrle for digital communication
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3
between data bus terITlinals and the ITlain cOITlputer subsysteITl. Three ITlajor
paraITleters have to be considered in the design of the data bus signalling
techniques:
A. Modulation technique
B. TiITling and synchronization
C. Waveform format
These parameters are interrelated and are discussed in the following
paragraphs.
3.2.2.1 Modulation Techniques
Three modulation choice s are amplitude ITlodulation (AM), frequency modu-
lation (FM), and phase modulation (PM). With respect to digital transITlis-
sian the se are often called amplitude shift keying (ASK), frequency shift
keying (FSK), and phase shift keying (PSK). As discussed in most comITluni-
cation texts, AM is a linear modulation process while FM and PM are
nonlinear, expotential modulation processes which can easily be seen by
de sc ribing the sinusoidal voltage E (t) in its complex form:
E(t) = Aej(wt + e )
The modulation variables for AM, FM, and PM are A, w, and e respectively.
From the above, the similarities between FM and PM can easily be appreci-
ated and in many instances FM and PM can be discus sed interchangeably.
Four variations of AM are candidates for a frequency division multiplex
system. These are double sideband (DS), double sideband suppressed
carrier (DSSC), single sideband (SS) and vestigial sideband (VS).
Peak or average power is not a major restriction in the Space Station data
bus design (although it is usually desirable to minimize power dissipation)
except for limiting interchannel interference. Design of the bus will insure
relatively high signal-to-noise energy ratios. With high signal-to-noise
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JI
J
,/' /
:~ti0i/ error .1~e performance. for the various modulation. scheme s is .
cotp"parable wlthm a few db. FIgure 3 - 6 compare s the varlOUS moc;lulatlOn
t~~niques and shows that for an error rate of 10- 6, required signal-to-noise
-II
. ratios differ by about 4 db between the best and worst case. This means that
the worst case (noncoherent F5K), can be equated to the best case (coherent
P5K/ Polar baseband) by employing 4 db of additional signal power. Fig-
ure 3-6 shows performance of various modulation techniques in a Gaussian
noise channel, and similar relative pe rformance has been shown to exist
in the presence of burst noise.
In the following paragraphs, each of the potential candidate modulations
scheme s are discus sed with emphasis on implementation. The more prac-
tical approache s are determined and a comparison table is presented.
Amplitude Modulation
Of the four variations of amplitude modulation, single ·sideband (55) and
double sideband suppressed carrier (D55C) involve complex implementation,
e specially at the receiving end. The complexity results because the original
carrier must be constructed before demodulation can take place. Recon-
struction of the carrier is difficult, and improper reconstruction results in
phase intercept distortion.
Of the various carrier modulation techniques, the simplest and least critical
is generally accepted to be double sideband AM. The simplest of modulators
is a keyed oscillator triggered on and off by a digital input, Figure 3- 7.
This technique, however, can produce considerable unnecessary sideband
energy unless output filtering is employed. Output filtering requirements
can be greatly minimized if standard linear modulation is employed and
the input is prefiltered. These precautions do not preclude a simple design
and greatly relax the requirements of output filtering. Complete reliance
upon output filtering to avoid interchannel interference will make a fail- safe
transmitter extremely difficult to achieve. Thus, a simple, yet effective
approach to the AM modulator would appear to be that shown in Figure 3-7
with a standard balanced modulator. The balanced modulator approach
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Figure 3-6. Modulation Technique Comparison
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Figure 3-7. ASK Double Sidebind Modulltor.
In
minimizes harmonic distortion. Design is possible such that bandwidth
requirements can be met even with single component failures in either the
premodulation filter or the output filter. Two detection techniques are
generally referred to in AM literature, simple envelope or noncoherent
detection and product or coherent detection. Coherent detection can gain
up to 3 db in signal-to-noise ratio but normally requires long acquisition
times. Since the data bus system is not signal power limited but operates
at a very fast asynchronous rate, noncoherent detection will be assumed for
all AM techniques.
Vestigial sideband AM* is the technique employed in commercial TV and
elsewhere to conserve bandwidth. It consists of suppressing or partially
suppressing one of the sidebands so that the bandwidth approaches half that
of standard AM. The common method of producing vestigial sideband is to
uniquely de sign the output filter to pas s the de sired spectrum. This tech-
nique has the disadvantage of relying upon the output filter to prevent
interference.
Receiver detector design is similar to that of standard AM except that only
half the signal energy is available since one sideband is suppre s sed.
Receiver filtering and equalization is related to the transmis sion spectrum
and must be matched for an optimum signal output waveform. Thus the
combined transmitter and receiver design is somewhat more sophisticated
than simple AM and a fail-safe design more challenging.
Frequency Shift Keying (FSK)
FSK has the advantage of a constant power output independent of signal con-
tent. This is an advantage over ASK which contains a carrier that provides
no signalling information. Hence for a given signal power, an FM output
will be at least 50 percent lower than that of ASK. Other advantages of FSK
are that performance under signal fading is good and signal- to-noise per-
formance improvement is possible at the expense of additional bandwidth.
*Vestigial sideband is defined to be the technique of suppressing one sideband
and part of the carrier. This general definition is sometimes called
asymmetrical sideband with vestigial sideband being a special case.
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Bandwidth of an FM system can be approximated by:
B = 2(AF + fm) = 2AF (l + 6)
where
~F = frequency deviation
f = message bandwidth
m
D = modulation index
For the case of narrow band FM, AF is made very small so that the net
spectral bandwidth of the channel approache s 2f or equal to double sideband
m
AM. A second method exists of reducing bandwidth in FSK without resorting
to low modulation indexes. This approach involves permitting some amount
of amplitude variation in the output waveform and consequently is not true
FM. A limiter at the receiver can clip the signal and restore the waveform
to the ideal FSK prior to detection.
Implementation of narrow band FSK would involve a highly stable frequency
source and a carefully matched receiver design. The general problem in
any FM de sign involving limiting bandwidths to that comparable to AM is
minimizing discontinuities in the output waveform. This is illustrated in
Figure 3-8. Separate oscillators are used for upper frequency, lower fre-
quency and the digital data source. To avoid instantaneous phase changes in
the output waveform at the switching points a synchronous relationship must
exist between f l anf f2 and digital switching to the output occurs when both
sources have identical 11' or 211' phase relationships. This also implies
synchronous digital signaling. Such an approach appears practical only at
relatively low frequencies. Figure 3- 8 shows the more conventional FSK
approach. Problems in this de sign are centered about obtaining the required
stability, fidelity, and linearity of the veo. To maintain a restricted band-
width, some deg ree of dependency on output filtering is mandatory. Hence
a fail- safe design seems difficult to achieve.
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It would appear that conventional noncoherent FM receiver design techniques
could be employed with the anticipated high signal-to-noise ra tios. These
include the discriminator, ratio detector or dual filter techniques (one for
each of the binary signalling tones). In general the FM receiver would appear
only slightly more complex than the AM envelope detector. Coherent FSK
receivers requires recon"structing two ideal references (one for each signal-
ling frequency), would be very sophisticated, and are not recommended for
the data bus application.
Phase Shift Keying (PSK)
PSK, as noted earlier, is a nonlinear modulation with band spreading tend-
encies similar to FM. It has the advantage of optimum signal-to-noise and
the constant output power property of FSK. However, because phase modu-
lation is limited to maximum phase variations of Ti' /2 without ambiguity, it
does not offer the signal-to-noise improvement feature of FM in trading
signal-to-noise for bandwidth.
Three modulator approaches, two of which are analogous to FSK, are shown
in Figure 3-9. At higher frequencies the technique shown in Figure 3- 9
would tend to be less practical for reasons similar to the analogous FSK
case. Implementation of the approach of Figure 3-9 would be more appli-
cable. Design complexity of this approach appears to be comparable with its
FM analog. To minimize bandwidth to a spectrum comparable to AM, a
minimum phase change could be used (analogous to narrow band FM) or as
an alternate approach amplitude variation can be permitted. The later tech-
nique would place dependency on the output filter and again make a fail- safe
de sign difficult. The third modulation scheme, Figure 3- 9 pe rmits amplitude
variation by using a balanced modulator to develop a DSSC waveform. This
technique take s advantage of the fact that DSSC and PSK with .180 degrees
modulation rate have similar waveforms.
Coherent receiver approaches as for FSK are not practical because of the
necessity of deriving a nearly perfect reference. However, the technique
of detecting phase change s, called Differentially Coherent Phase Shift
Keying (DPSK), is frequently employed and is not difficult to implement.
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Performance has been analytically shown to approach that of PSK at high
signal-to-noiae r&tios. Figure 3-1 0 illustrate~ the detection technique.
PSK implementation appears to be comparable to FSK and 'somewhat more
complex than ASK. Because of the band spreading tendancy, fail- safe
de signs are more difficult to achieve.
Table 3 - 3 summarizes the feature s of the principal candidate modulation
techniques most important to data bus applications. The numbers in the
table indicate the relative rating s of the technique s (no weighting factors
applied) with best performance indicated by a one. A previously discussed,
hardware complexity and fail-safe designs are of major importance.
Column 4 ratings are determined from Figure 3-6 performance curves for
lO- 6 error rates and operation in a Gaussian noise environment. Column 5
is the reciprocal of the bits per cycle of nominal bandwidth assuming that
bandlimiting approache s to FSK and PSK are employed. Column 6 has not
been elaborated on in the writeup but is included as being of noteworthy
interest. Column 6 is derived from Bennett and Davey and is based on the
average of tolerance to linear and parabolic delay distortions as defined in
that reference.
The desire for simple designs, fail-safe features, reliable circuits, and
the lack of signal-to-noise problems weigh heavily in favor of ASK. In
addition, the wide usable bandwidth of coaxial cable should prevent bandwidth
limiting. Consequently, conventional double sideband amplitude modulation
will be used for the Space Station data bus digital system.
3.2.2.2 Timing and Synchronization
Timing and synchronization requirements are paritally established by the
method of controlling bus access. The Space Station data bus employs polling
or command/ response techniques. Timing with this approach can be defined
as the generation and/or distribution of the basic digital clocks required for
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Table 3-3
COMPARISON SUMMARY OF MODULA TION
TECHNIQUES FOR DIGITAL CHANNELS
1 2. 3 4 5 6
Reciprocal
Signal of Toler-
Ease of Power Bitsl ance
Hardware Fail in SiN cycle of to
Complex- Safe Trans- Perform- Nominal Distor-
ity Design mitter ance Bandwidth tion
ASK (double 1 I 2 3** 2 I
side-band
with carrier,
100%
modulation)
ASK (ve stigial 2 2* 3* 3** I 3
sidebartd, 100%
modula tion )
PSK (differ- 2 2. 1 1 2 2
entially
coherent)
FSK (non- 2 2 1 2 2 1
coherent)
Notes
*Assumes bandwidth is controlled by output filtering
):C*Assumes less than optimum threshold detection
***Low numbe r indicates be st relative rating
logic operation. The system requirement to permit unit-to-unit communica-
tion also has an important influence on timing and synchronization. In
digital communication, each receiver must resolve the optimum decision
time for each data bit. If each unit on the bus communicates with only one
other unit, simplifications using a central timing source are possible. How-
ever, when bus lengths are reasonably long and unit-to-unit communication
is employed, alte rnate means must be employed to establish the decision
time. This process of deriving a data clock is defined as part of the synch-
ronization problem and discussed below, under the heading, 11 synchronization. 11
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Timing
Two approaches to implementation are possible:
A. Centralized
B. Distributed
In the centralized timing scheme, a single 0 scillator is located in one of the
units interfacing with the bus, and timing is distributed from it to all sub-
systems. This approach results in less hardware when the interface cir-
cuitry is less complex than multiple timing sources. It can also provide
advantages in synchronous systems and as a vehicle for additional control
(e. g., a change in clock amplitude can be used for synchronization or com-
mand). The functional disadvantage of the centralized approach is that sub-
system operation ceases with the loss of the central clock channel. The
recommended approach for the Space Station bus operation is distributed
timing.
Hardware for transmitting clock from a central unit and receiving it in the
DBTs involves somewhat greater complexity than simple crystal oscillators
which meet stability requirements. In addition, a clock channel on the bus
would require additional bandwidth (although not great), and is an additional
source of interference due to potential harmonic distortion and cross modu-
lation. Thus, unle s s overriding simpliUcations are po s sible due to synch-
ronization or control, a distributed clock approach with separate oscillators
in each DBT should provide the simpler and more failure tolerant approach.
The DBT to RDA U interface involves a physically short (about 10 to 20 feet)
one Megaherz, serial digital communication link. In this case synchronous
bit operation is possible, simple drivers and receivers are feasible, and a
centralized clock timing distribution should yield ove raIl hardwar'e simplicity.
Unle s s unique RDAU requirements indicate otherwise, a centralized timing
system for the DBT to RDAU and vice versa transmissions are recommended.
Synchronization
Two types of synchronization are required for data bus operation:
A., Message synchronization
B. Bit synchronization
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Message synchronization involves techniques for identifying the start, end,
and internal format check points within a message. Methods of implemen-
tation are numerous with the more positive techniques generally being the
most difficult to implement. Candidates are as follows:
A. Amplitude synchronization-provide a signal of a unique level
other than that used for data bits.
B. Pulse code synchronization-provide one or more data bits
with known value or pattern.
C. Pulse width or frequency synchronization-provide one or more
wider, or narrower pulses than normal.
The choice of waveform format influences message synchronization tech-
nique selection. That is, some methods of message synchronization are
more compatible with one waveform than another. In general, amplitude
synchronization will require an additional level detector, will tend to be
bandwidth spreading, and consequently is not recommended.
Pulse code synchronization is independent of the digital format and involves
a priori information. An example is the Barker code used in PCM telem-
etry in which a unique binary sequence is detected. Another simple special
case of this technique is to use one bit (a predetermined one or iero). The
obvious disadvantage of pulse code synchronization is that it is leIs s II sure"
than other technique s unle ss the code sequence is long. The adva~tages
include independence of waveform format, no bandwidth constraint}\ and
simplicity of implementation. Pulse width synchronization is the third
technique. If narrower than normal pulses are used, greater chann~1 band-
width is necessary to pass synchronization. Wider than normal pulses do
not require additional bandwidth but are not always pos sible depending on the
format selection. The recommended technique will be discussed below~ under
the heading, II Me ssage Synchronization. II
Bit synchronization in an FDM system employing device-to-device transfer
can be implemented in one of three ways as follows:
A. Transmit bit timing on a separate channel
B. Transmit bit timing within the same channel
C. Detect bit timing directly from data
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The first approach of using a separate clock channel required additional
bandwidth. tran smitters and receivers and appear s to offer no significant
advantage.
The second technique suggests submultiplexing within a channel with fre-
quency division submultiplexing the logical prime candidate. The minimum
bandwidth for binary transmission is well known to be fs/2 where f is the
s
signalling rate. Thus, since the clock is f , it is possible to transmit the
s
clock and data on the same channel within a total message bandwidth of f .
s
However, this approach requires careful filtering at both transmitter and
receiver ends. Adjusting for filter delays and delay tolerances makes the
approach unattractive. Thus, this approach is not recommended.
The third method, detect.ing bit timing directly from the data, is typically
used in PCM telemetry and involves a synchronizer function to generate
clock timing. As discussed in the next paragraph, the synchronizing
function is simplified when numerous transitions occur in the data stream.
Detecting bit timing from the data is the recom.mended approach.
Waveform Format Selection
There are numerous waveform format candidates for the Space Station data
bus. Many ,of the more popular, simpler waveforms have been tabulated
and defined:in many references. Eleven of these are reviewed for the present
a ppl ication:
i
A. Polar NRZ level
B. Polar RZ
C. Bipolar NRZ
D. Dicode NRZ
E. Dicode RZ
F. Harvard code
G. Biphase L or Manchester II
H. Duobinary
1. Delay Modulation (Miller code)
J. Differential Ternary RZ (DTRZ)
K. 2790 Waveform
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Trade parameters are obviated by noting the characteristics of an ideal
waveform format. An ideal waveform for binary transmission will have the
following properties:
A. Two signal levels
B. A bandwidth of fs/Z where fs is the signaling rate
C. No dc component (null in frequency spectrum at 0 frequency)
D. Regular predictable transitions
E. Process error detection properties
F. Will not tend to propogate errors
G. Be easy to implement
The first of these characteristics provides optimum signal-to-noise,
requires only one threshold decision level and results in the simplest of
receivers. The second represents the minimum possible bandwidth for
two-level transmission. The third characteristic, no dc component, is a
characteristic which simplifies and in some case s optimizes proce s sing of
the detected baseband signal. AC coupling simplifies receiver circuit
designs. The fourth characteristic, regular prediCtable transitions,
simplifies the generation of clock timing from the data. The fifth character-
istic, proces sing error detection propertie s, involve s a uniqu~rles s of the
waveform that is readily corrupted by additive noise. The sixth property,
will not propogate errors, suggests that each data bit decision is independent
of previous bits and/or that if bit synchronization is lost, multiplei bit errors
will not readily result. The last characteristic is a repeat of a previously
stated objective. \
It is easy to understand that no single waveform format can possess aU of the
above qualitie s and hence trade s are required. For example, a two -l~\yel
\
waveform with regular predictable transitions, if it is to convey information,
must have more than the minimum fslZ bandwidth. It is well known in c~m-
\
munication theory that signal-to-noise can be traded fo r bandwidth. Thus,
\
one method of obtaining many of the advantages above is to sacrifice the
desirable two-level restriction and employ three levels. Many of the candi-
dates under consideration are accordingly three-level waveforms that convey
binary information.
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Table 3 -4 illustrate s the candidate waveforms and identifie s the de sirable
properties. The desired characteristics associated with each scheme are
shown by checked blocks.
Of the waveform characteristics, the following criteria are considered most
important.
A. Bandwidth should be no greater than fs. Since 10 megahertz
bit rates are anticipated, waveforms involving greater circuit
speeds would utilize exce s sive bandwidth and be proportionally
more difficult to implement.
B. No dc component should be pre sent. This property is especially
important with ASK where the detected output is normally biased
at a level that is a function of signal strength and percent modu-
lation. It also permits pulse width message synchronization
without increase in bandwidth.
C. The waveform should have error detection properties. Error
detection properties can be a powerful tool in detecting burst
error noise ..
D. Implementation should be relatively simple (rating of 2 or
lower in table).
With the above selection criteria, all waveforms are eliminated except
bipolar NRZ, dicode NRZ, dicode RZ and biphase L. Dicode RZ offers only
a slight advantage* ove r dicode NRZ and require s twice the bandwidth.
Therefore it is also eliminated. The differences between bipolar NRZ and
dicode NRZ are subtle with each requiring a bandwidth of fs/2. With this
observation, recommendations for the Space Station application are:
A. Biphase L if channel bandwidths of fs (lO MHz) are practical
B.' Bipolar NRZ or dicode NRZ if bandwidths must be limited to fs/2.
Biphase L is the preferred approach because it provides numerous transitions
for ease of clock generation, and improved signal-to-noise performance by
virtue of being a two-level system. If bandwidth restrictions necessitate the
~:'Less intersystem interference
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use of bipolar NRZ or dicode NRZ, it is recommended that parity bits be
liberally used in the format to insure frequent transitions regardle s s of
data content. It should be noted that bipolar NRZ or dicode NRZ will require
a more sophisticated synchronizer bit generator such as a phase lock loop
circuit.
Me s sag e Synchronization
Since a biphase Lcode will be used in all mes sage transactions, a string
of all one! s or all zeros will result in the maximum number of transitions.
Consequently, it is recommended that a string of at least 15 zeros be sent
as a synchronization burst. This will allow 1.5 microseconds for the clock
circuits to acquire synchronization and be properly phased. The phase
can be forced since the sequence is known to be all zeros. To insure against
false starts, the final three bits of the synchronization burst (to fit the
18 bit word format and ease timing problems) can be coded such as one,
zero, one combination. Since all synchronization bursts are followed by
an "A" word, these characteristics can be checked by logic to prevent false
starts, erroneous decoding, and noise actuated message responses.
3.2. 3 Signal Distribution
A block diagram of the proposed Space Station digital data distribution system
is shown in Figure 3 -11. The main bus length is approximately 200 feet with
each branch line not more than 50 feet in length. The total number of digital
terminals tied to the bus is a maximum of 128 with 12 branches. These
terminations must be made through the use of couplers.
3.2.3.1 Coupling Analysis
Any mismatch occurring at any point along the data bus will cause energy
to be reflected back along the line with a resulting loss of energy in the
incident signal. The reflections behave in exactly the same manner as the
incident signal and cause echoe s or ghost s on TV image s and false trigge ring
of digital devices. The cable used in the data bus must therefore be
matched; i. e., all devices connected to the line must possess an impedance
equal to the characteristic impedance of the cable.
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The device s currently used to couple energy to and from a coaxial
transmission line include:
A. Directional couplers
B. Quadrature hybrids
C. Hybrid junctions
D. Power splitters
E. Resistive and capacitive networks
G. Transformers
G. Pressure taps
H. Tees
In order to properly design a balanced, i. e., matched, distribution system,
the many types of couplers and their characteristics have to be investigated
before the data transmission line can be completely designed.
Directional Couplers
Directional couplers are generally not suitable for data bus applications
since they will couple energy from a transmission line in only one direction;
i. e., they are not bi-directional. However, a directional coupler can be
made bi-directional by modifying the coupler to bring the fourth port (nor-
mally inte rnally terminated) to the coupler exterior as shown in Figure 3 -12.
Coupled port 3 receives energy from port 1 while port 4 receives energy
from port 2. The amount of coupling can be any desired value and generally
is in 10 lb inc rements from 10 to 40 db. A quadrature hybrid is used to
split energy at any port equally between the opposite pair of ports and isolate
the input/output port from the adjacent input/output port. Thus, when the
transmitter is operable, the adjacent receiver has a high degree of isolation.
The primary disadvantage of the scheme of Figure 3-12 is that in the vicinity
of 300 MHz, the insertion loss approaches 1 db. Assuming an end-to-end
data transmission (i. e., a transmitter at one end of the bus communicating
with a receiver at the far distant end), the total signal los s would be
approximately 182 db.
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As suming a practical upper limit of transmitter power of one watt (30 dbm),
the required receiver sensitivity is
Receiver sensitivity = P T - losses
= +30 - 181.8
= -151.8 dbm
This value is beyond the present capabilities of receivers.
Quadrature Hybrids
Quadrature hybrids are similar to the couplers previously described in terms
of 10 s s characteristics, bandwidths and impedance levels. Quadrature
hybrids, Figure 3-13, operate as follows:
Figure 3-13. Quadrature Hybrid Representation
Energy at port 1 will divide equally between ports 3 and 4 and there will be
practically no energy present at port 2. The phase of the signals at the
ports 3 and 4 will be 90 degrees apart. The quadrature hybrid is a sym-
metrical device; i. e., a signal injected at any port will split between the
opposite two ports and will be isolated from the adjacent port when all
ports are terminated in the characteristic impedance of the hybrid.
Hybrid Junctions
Hybrid junctions cover a variety of devices and have been given various
names such as magic tees, rat races, ring hybrid, and hybrid tees. The
hybrid junction operate s as follows.
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Figure 3-14. Hybrid Junction Representation
In Figure 3-14 a signal applied to port 1 splits equally between ports 3 and 4
with an 0 degree shift between them. Signals applied to port 2 will split
equally between ports 3 and 4 with 180 degrees phase shift between them.
Ports 1 and 2 are isolated from each other. Simultaneous signals applied to
ports 1 and 2 will combine such that their vector sum will appear at port 3
and their vector difference will appear at port 4.
The hybrid junction losses, bandwidths, and costs are comparable to the
directional coupler.
Pressure Tap
The pressure tap was developed for use primarily in the community area
television (CATV) industry where connections are made to a coaxial J~ble by
,
inserting connectors. In addition to the ease of a coax cable connection, the
pressur"e tap connection is bi-directional and appears to have the lowest,
amount of los s of any coupling device with the po s sible exception of re sistive
and/ or capacitive networks. A typical pre s sure tap used largely in the CATV
industry is the Jerrold Electronics Model CMT. The specification of this
device are:
Impedance
VSW
Frequency
Coupling Loss (db)
36
30
24
20
16
12
75 ohms
1.3:1 Maximum at 216 MHz
to 800 MHz
Insertion Loss (db)
o. 07
O. 07
O. 15
0.25
0.4
O. 7
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Power Splitter s
Power splitters provide a convenient method of dividing a signal from a
signal source to two separate loads while maintaining a matched impedance
condition and providing isolation between the loads. As shown in Figure 3-15,
the power splitter is not applicable to insertion directly onto the data bus line
since this device is undirectional. Energy appears at port 3 only when sig-
nals enter port 1. A signal entering port 2 is not coupled to port 3. In
addition, energy cannot be coupled from port 3 to port 2. The power splitter
finds application Iloff" the main data bus line as shown in Figure 3-16.
Resistive and Capacitive Networks
Resistive and capacitive networks may be used as signal samplers and
couplers to coaxial lines and design of these devices follows general network
circuitry theory. One such device used in television distribution systems is
a capacitive network in a" printed wiring board configuration. This unit is
rather large and heavy and is presently only in limited use. Typical inser-
tion losses are 0.4 db for 15 db coupling loss and 1. 5 db for 10 db coupling
loss. Resistive signal samplers can be designed for wide bandwidth and low
VSWR. However, coupling device data indicate that for a 20 db resistive
coupler, an insertion loss of approximately 1 db can be expected over the
frequency range of a few megahertz to 300 MHz.
As the coupling losses increase, the insertion loss decreases. Therefore,
for a large number of terminations, a larger coupling loss can be offset by
the savings in insertion loss.
Figure 3-15. Power Splitter Representation
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199
The recommended couplers for Space Station terminations are discussed in
the following paragraphs.
3. 2. 3. 2 Data Bus System Signal Power Analysis
The design of the specific systems interfacing with the data bus depend on the
as signed frequencies, system receiver capabilities, and number of termina-
tions to be serviced. These factors, in turn, depend on the basic concept of
either one data bus or the use of multiple data buses. For the purpose of
analysis, a coaxial cable similar to 3/8 inch Alumiform, 75 ohm cable is
assumed in either case. At 20°C ambient temperature, the loss at 300 MHz
is 2. 0 db per 100 ft of cable. The resultant power budget assumptions are
shown in Table 3-5 for those factors common to both a one bus and a multiple
bus system. Table 3-6 contains those characteristics which are different in
the two concepts.
One Bus Concept Analysis
For the purpose of this analysis, the core modules consisting of two power
modules and two crew modules are considered to be the main data bus line.
All other modules, e. g., a RAMS or logistics module, are connected to the
Table 3-5
COMMON POWER BUDGET ASSUMPTIONS
Coaxial Cable Loss
Digital RF Switch Insertion Loss
Receiver Characteristics
Digital N. F. = 8 db, B. W.
Video N. F. = 10 db, B. W.
Audio N. F. = 25 db, B. W.
2 db/lOa ft at 150 MHz
1 db/lOa ft at 70 MHz
O. 3db/ 100 ft at 1 MHz
1. 5 db
= 25 MHz
= 4.2 MHz (6 MHz vestigial)
= 3 KHz
Required Detected Signal to Noise Ratios
Digital
Video
Audio
200
22 db
39 db
15 db
Table 3-6
COD PLER CHARAC TERISTICS
Audio br oadband
Video broadband
Branch point broadband
GPL module branch point
17.0 db coupling
O. 11 db insertion loss
30 db coupling
Negligible insertion loss
26 db coupling
O. 3 db insertion loss
40 db coupling
O. 5 db ins ertion los s
16 db coupling
O. 5 db insertion loss
7. 0 db coupling
2. 0 db insertion loss
70 MHz and below
at 150 MHz
One Bus
Digital
Multiple
Digital 17. 0 db coupling
O. 11 db insertion loss
Analog
Video
Audio
Branch point broadband
20 db coupling
O. 2 db insertion loss
35 db coupling
O. 1 insertion loss
12 db coupling
1. 0 db insertion loss
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data bus with the broadband branch port connector. The GPL Module is
connected to the bus with a special branch port connector. The assumed dis-
tribution of terminations is shown in Table 3-7.
The power budgets of each of the three systems are shown in Tables 3-8, -9,
and -10. It can be seen for a one bus system with 96 main line terminations
plus 12 branch points that the required audio transmitter power is 25 dbm,
the required video transmitter power is 38 dbm, and the required digital
system transmitter power is 30 dbm.
The intersystem interference power levels are shown in Table 3-11. It can
be seen that the only system requiring attention from intersystem interfer-
ence is the audio receive system. If the audio transmitter power is increased
from 25 to 30 dbm with a corresponding decrease in receiver sensitivity to
-105 dbm, the corresponding interference level from an adj acent digital trans-
mitter will be decreased to 7.5 db above threshold and 12.5 db below worst
case signal level. This corresponds to better than 90 percent intelligibility.
Table 3-7
TERMINATION DISTRIBUTION
One Bus
Digital
Video
Audio
Multiple Bus
Digital
Video
Audio
64 Main line data bus
8 Worst case branch
16 Main line data bus
3 Worst case branch
12 Main line data bus
3 Worst case branch
64 Main line
15 Branch line
12 Main line
4 GPL branch
2 Branch
12 Main line module
4 GPL
3 Branch
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Table 3-8
POWER ~UDGET
Digital System
Power Loss
Coaxial Cable
Main Line Termination
Branch line termination
Branch points
Transmit coupling
Rec eive c oupling
2 branch point couplings
Expected VSWR Loss
Total Loss
Receiver Sensitivity
Required SiN
Required received power
Required modern transmit signal power
Required unmodulated carrier
transmitter power
4.8 db
12. 5
3.4
7.5
18.5
18. 5
23.0
88.2 db .
4.8
93.0 db
-92 dbm
22 db
-70 dbm
+23 dbm
+30 dbm
However, interference problems become apparent when the digital system
operation is analyzed in depth. The characteristics from Table 3-8 are
utilized in conjunction with the modern characteristics, Table 3-12, to
derive the figures shown in Table 3-13. When the two adjacent digital chan-
nels are placed at 140 MHz and 180 MHz, the third harmonic power from the
adjacent channel falls within the pass band. Consequently, only transmitter
filtering provides adjacent channel imnlUnity to third harmonic interference.
The results are intolerable since a signal to interference power ratio of more
than 10 db is required to maintain the bit error rate system des ign goal of 10- 7•
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Table 3-9
POWER BUDGET
Video System
Power Loss
Coaxial Cable
Main line terminations
Branch line terminations
Branch points
Transmit coupling
Receive coupling
Branch point coupling
Expected VSWR Loss
Total Loss
Receiver Sensitivity
Required SiN
Required Receiver Power
Required Transmitter Power
2.4 db
5.6 db
1.7
7.5
26.0
26.0
23.0
92.2
< 4.5
96.7 db
-98 dbm
39 db
-59 dbm
38 dbm
Another major problem becomes apparent when the adjacent channel
transmitter fundamental and carrier powers are considered to be co-located
with a receiver. Table 3-14 illustrates the problem. When the "next door II
transmitter is on, the receiver trying to obtain data from a distant trans-
mitter will be completely swamped. Further, it becomes apparent from
Table 3-14 that all adjacent channel systems co-located will cause distinct
and insurmountable interference problems. In order to alleviate this prob-
lem, separate buses are required.
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Table 3-10
POWER BUDGET
Audio System
Power Loss
Coaxial cable
Main line terminations
Branch line terminations
Branch points
Transmit coupling
Receive coupling
Branch point coupling
Expected VSWR Loss
( Total Loss
Receiver Sensitivity
/
/ Required SiN
1. 0 db
5. 6
1.7
7. 5
40.0
40. 0
23.0
118. 8
<1.3
120. 1 db
-110 dbm
15 db
) Required Received PowerRequired Transmitter Power -95 dbm11,-__+_2_5_d_b_m _
/1
/ Multiple Bus Concept \\
Because of interference problems consider two buses, \an analog bus
connecting all audio and video stations and one connecting all digital termina-
tions. Since the digital system design was most critical for a one-bus data
distribution system, that particular design will be analyzed prior to the
analog bus. Since only digital transmission of 140 MHz o.r higher are on this
bus, the coupler used in the design of the one-bus digital system can be util-
ized for branch port connections, also. The digital terminations remain the
same, 64 main line and a worst case of 8 per branch. The power budget of
the system is shown in Table 3-15. It can be seen that the required trans-
mitter power has dropped 10 db from that of the one-bus digital transmitter.
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Table 3-11
INTERSYSTEM INTERFERENCE LEVELS
1. Video Transmit - Digital Receive
Transmit power
Video coupler
Digital coupler
Digital receiver filter
Received Interference Power
Summary
Below threshold
Below signal level
II. Digital Transmit - Video Receive
Transmit power
Digital coupler
Video coupler
Video receiver filter
Received Interference Power
Summary
Above threshold
Below signal level
Ill. Video Transmit - Audio Receive
38 dbm
-26 db
-31. 5
-75.0
-95.5 dbm
2.5 db
24.5 db
+30 dbm
-18. 5 db
-26. 0
-75.0
-88.5 dbm
8.5 db
30. 5 db
\
\
Transmit power
Video coupler
. Audio coupler
Audio receiver filter
Received Interference Power
Summary
Above threshold
Below sign~al level
I
IV. Digital Transmit - Audio Receive
Transmit,: power
Digital coupler
Audio coupler
Audio receiver filter
Received Interference Power
Summary
Above trheshold
Below signal level
206
I
38 dbm
-26 db
-40 db
-75
-104 dbm
7 db
13 db
+30 dbm
-18.5 db
-40. 0 db
-75.0
-102.5 dbm I·
12. 5 db
7.5 db
\
\
\
\
Table 3-12
MODEM CHARAC TERISTICS
Receiver
Sensitivity
Bandwidth
Out-of-band rejection
Transmitter
Unmodulated carrier power
Modulation wave third harmonic
power output
MINUS 92 dbm
25 MHz
f ± 30 ~ 15 db
c
f ± 50 ~ 45 db
c
f ± 60 ~ 70 db
c
f ± 70 ~ 75 db
c
31 dbm
:::: MINUS 23 dbm
Table 3-13
ADJ ACENT CHANNEL rnTERFERENCE
Critical Channels
Digital 10 MBPS at 140 MHz and 180 MHz
Third Harmonic Interference
180 - 30 = 150 MHz
Transmit Power
Transmit coupler
Receive Coupler
Received Interference Power
Summary
Above threshold
Above signal level
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-23 dbm
-18. 5
-18. 5
-60 dbm
32 db
Table 3-14
ADJACENT CHANNEL INTERFERENCE
Critical Channels
Digital 10 MBPS at 140 MHz and 180 MHz
FundalTIental and Carrier Interference
TranslTIit power
TranslTIit coupler
Receive coupler
Receive filter attenuation
Received interference power
SUlTIlTIary
Above threshold
Above signal level
30 dblTI
-18. 5 db
-18. 5
30.0
-37 dblTI
50 db
22 db
Table 3-15
SEPARATE DIGITAL BUS POWER BUDGET
Power Loss
Coaxial cable
Main line terlTIination
Branch line terlTIination
Branch points
TranslTIit coupling
Receive coupling
2 branch point couplings
Expected VSWR los s
Total Loss
Receiver Sensitivity
Required SiN
Required Received Power
Required ModelTI TranslTIit Signal Power
Required UnlTIodulated Carrier
TranslTIitted Power
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4.8 db
7. 1
1.7
12. 0
18. 5
18. 5
24.0
79. 5
3.4
82. 9 db
-92 dblTI
22 db
-70 dblTI
13 dblTI
20 dblTI
Since the buses are now separated, only interference from digital channels
need be considered in the choice of channel frequencies. Three digital
channels can be located at carrier frequencies less than or equal to 300 MHz
by locating at 140 MHz, 210 MHz and 300 MHz. (A carrier frequency much
less than 140 MHz for a 10 MBPS biphase signal represents too much per-
centage of modulation bandwidth to be practical.) Therefore, the adjacent
digital channel interference levels become negligible as shown in Table 3-16
with a separate digital data bus. Other advantages to this system design also
become apparent in the analog design.
The video system power budget is shown in Table 3-17 and the audio system
power budget in Table 3-18. The required video transmitter power is 28 dbm
compared with the 38 dbm required for one bus operation. The required
audio transmitter power is 21 dbm. It can be seen that branch to branch
communications is possible for both systems while maintaining the required
signal to noise ratios.
The intersystem interference levels on the analog bus are shown in
Table 3-19. These levels do not degrade either system operations in any
manner.
Table 3-16
SEPARATE DIGITAL BUS ADJACENT CHANNEL INTERFERENCE
Transmit power
Transmit coupler
Receive coupler
Receiver filter attenuation
140 MHz f
c
to 210 MHz fc
Received interference power
Summary
Above threshold
Below signal level
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20 dbm
-18.5 db
-18. 5
-75
-92 dbm I
o db
22 db
Table 3-17
ANALOG BUS POWER BUDGET
Video System
Power Loss
Coaxial cable
Main line terminations
Branch line terminations
Branch points
Transmit coupling
Receive coupling
Branch point coupling
Expected VSWR Loss
Total Loss
Receiver Sensitivity
Required SiN
Required Receiver Power
Required Transmitter Power
2.4 db
3.6 db
1.9
12.0
20.0
20.0
24.0
83.9
2.6
86. 5 db
-98 dbm
39 db
-59 dbm
+28 dbm
3. 2.4 Frequency Selection
Frequency selection was originally performed on the basis of an integrated
analog and digital bus. The major concern at this time was to choose fre-
quencies such that their intermodulation products would not appear in the
selected frequency passbands. The necessity to revert to dedicated analog
and digital buses resulted in the previous work being of academic interest
only. However, it will be included for completeness. Since there are only
three frequencies now appearing on the digital bus, the analysis to determine
satisfactory spectrum locations becomes simple enough to be hand calculated.
3. 2.4. I Dedicated Digital Frequency Analysis
The result of pas sing frequencies through a non-linear device results in a
response of the form
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Table 3-18
ANALOG BUS POWER BUDGET
Audio System
Power Loss
Coaxial cable
Main line terminations
Branch line terminations
Branch points
Transmit coupling
Receive coupling
2 branch point couplings
Expected VSWR loss
Total Loss
Receiver Sensitivity
Required SiN
Required Received Power
Required Transmitter Signal Power
1. 0 db
1.2
O. 7
12. 0
35.0
35. 0
24.0
108. 9
21. 3
110.2 db
-105 dbm
15 db
-90 dbm
+21 dbm
Wut +[~l sin WjJ 2 [~ sin WjJ 3mE = 2 sin +0 j= 1
m = number of carriers neglecting higher order low amplitude responses.
For m equal to three, only three products are generated of the second order
and only six of the third. Since the first carrier was established at 140 MHz
as a reasonable lower bound and the second set at 210 MHz in order to insure
sufficient attenuation of an adjacent frequency by the receiver filter, only the
value of the third frequency is in question.
A trial frequency of 280 MHz resulted in an interrnodulation product within a
passband but a trial of 300 MHz was successful although products do appear
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Table 3-19
ANALOG BUS INTERSYSTEM INTERFERENCE LEVELS
I. Video Transmit - Audio Receive
Transmit power
Video coupler
Audio coupler
Audio receiver filter
Receiver interference power
Summary
Above threshold
Below signal level
II. Audio Transmit - Video Receive
Transmit power
Video coupler
Audio coupler
Video receiver filter
Received interference power
Summary
Below threshold
Below signal level
28 dbm
-20 db
-35 db
-75 db
-102 dbm
3 db
17 db
21 dbm
-30 db
-35 db
-75 db
-119 db
21 db
60 db
at 300 ±20 MHz. However, they are third order products with amplitudes
one-fourth of the original carriers and since they are multiplied by the mag-
nitude of the non -linearity which should not exceed 10 percent, their effect
on the system is negligible.
3.2.4.2 Integrated Frequency Analysis
As sumptions
Want 3 PCMl s
Each PCM = 10 Megabits
As sume Biphase PCM symbols as follows (Figure 3-17)
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Figure 3-17. Biphase PCM Symbols
Detennine spectrum of Biphase PCM. Obtain PCM bandwidth from
Proc eeding of IEEE, July 1969, page 1316. (Figure 3-18)
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Figure 3-18. Spectrum of Biphase PCM
Read PCM bandwidth to be 12. 5 Megahertz.
Let PCM modulate a carrier, (either A. M. or narrow band F. M.). Then
bandwidth of each PCM channel = 25 megahertz.
Bandwidth of a PCM channel = 25 MHz per channel
x3 Channels
75 MHz for 3 channels
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Let Guard band = 20 MHz between channels
Total of guard bands = 2 x 20 = 40
Spectrum of 3 channels of PCM = 40 + 75 = 115 MHz
To eliminate 2nd order products as sume: IIHighest frequency subcarrier
should be les s than twice the lowest subcarrier frequency. II
So let lowest = 115 MHz
and highest = 230 MHz.
Try: PCM #1
#2
#3
140 MHz
180 MHz
260 MHz
Put PCM's on same line with analog channels, add non-linearity, and com-
pute intermodulation noise in each channel.
Define non-linearity to be 2nd and 3rd order per Figure 3-19.
Calculate intermodulation noise per liD SMSPC II Computer program and tabu-
late results.
Referring to Table 3-20, the inter modulation noise present in a channel is
proportional to percent 2nd and 3rd order non-linearity.
If the squared and cubed terms are held each to 1. 0 percent, the signal to
noise ratio will be better than 40 db. If non-linearity is 10 percent, SiN is
about 25 db. If non-linearity of O. 1 percent would be about 60 db SIN. PCM
sould work well with 40 db SIN. Analog functions, such as TV, may require
60 db.
If O. 1 percent non-linearity is required, referring to Figure 3-19, summar-
ize a few of the voltage values in Table 3-21.
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Figure 3·19. Nonlinearity Description
1.5
-0.5
-1.0
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L1NIAR
2ND ORDER
3RD ORDER
K = % NONLINEQUITY
(K = 0.5 SHOWN)
Table 3-20
NOISE DUE TO NON LINEARITY
Interrnodulation Noise in Band
Signal k = 10% k = 1%Frequency Milli-
Function Megahertz Volts MV SiN MV SiN
PCM 1 247.5 to272.5 58.9
PCM 2 167.5 to 192. 5 58. 9
PCM 3 127. 5 to 152. 5 58. 9 2.4 28 db 0.24 48 db
0.8 Test 70. 75 to 76.75 58.9 2.6 26 db 0.26 46 db
TV 1 62. 75 to 68. 75 58. 9
TV 2 54. 75 to 60.75 58.9
TV 3 46. 75 to 52. 75 58.9
TV 4 38. 75 to 44.75 58.9
TV 5 30. 75 to 36.75 58.9 3. 3 25 db O. 33 45 db
TV 6 22. 75 to 28.75 58. 9 3.6 24 db O. 36 44 db
TV 7 14. 75 to 20.75 58.9 3.9 24 db O. 39 44 db
TV 8 6. 75 to 12. 75 58.9 4. 3 23 db 0.43 43 db
Base Band D. C. to 6. 0 0 6. 1 0.61
Full Scale Volts = 2. 0 volts peak to peak.
Table 3-21
VOLTAGE VALUES
E. E Error Volts %Full Scale Error
In out
+1. 0 1. 002 0.002 O. 1
0 0 0 0
-1. 0 -1. 000 0 0
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Circuit accuracy as shown in Table 3-21 may be able to be built. In the event
linearity cannot be controlled, it may be necessary to put analog functions on
one data bus and PCM on another.
Analog functions will have some interference, but the PCM interference with
each other will be negligible because the carriers, 140, 180, and 260 were
selected to have no 2nd or 3rd order intermodulation products being within
the band.
3.3 DATA BUS CONFIGURATION
The Space Station data distribution system must be capable of handling both
analog and digital data. The data bus system is described in the following
paragraphs. A design specification for the system is contained in Appendix B.
3. 3. 1 System Description
The data distribution system consists of two FDM data buses with the capa-
bility of handling the number of channels and terminations discussed in
Section 3. 1, The data bus distributes data by connecting with all modules of
the Growth Spac e Station.
The connections to these modules are shown schematically in Figure 3-20.
Each interface with the data bus is a termination. The data bus is composed
of two major segments: the main line data bus and the branch line data buses.
The main line data bus connects the two power modules and the two crew
modules. Each digital and analog station in these modules is connected
directly to the corres ponding bus through three port couplers. Each analog
and digital station in a branch connect to the branch data bus through three
port couplers, and the branch data bus connects, in turn, to the main line data
bus through another three-port coupler. The digital and video couplers are
designed specifically for the res pective frequency band. The audio and
branch point couplers are wideband resistive networks having the outlined
characteristics from DC to 900 MHz.
The total data distribution subsystem is shown in Figure 3-21. A redundant
bus is shown for both the analog and digital buses, with three types of switch-
over. Completely redundant modems and terminals would be supplied for
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9
critical functions, thereby allowing atuomated remote switchover. Less
critical, but highly desirable functions would be remotely switchable through
a relay switch, but this would not be an automatic switch. The least critical
functions can wait until manual switching takes place by removing a connec-
tor from one bus and connecting it to the redundant bus.
3. 3. 1. 1 Analog Data Bus
The analog data bus provides for audio and video transmission directly on an
assigned FDM channel. These channel assignments are shown in Figure 3-22.
Branch-to-branch transmissions take place with no degradation of signal
quality for either system.
The audio system utilizes single sideband suppressed carrier and uses sub-
multiplexing techniques to pack the 48 audio channels in the spectrum shown
in Figure 3-22. The video system utilizes standard CATV techniques but
employs a higher safety margin by using additional 2 MHz guardbands
between video channels. The couplers used to connect the analog stations to
the bus are shown in Figures 3-23, 3-24, and 3-25.
3. 3. 1. 2 Digital Data Bus
The digital data bus contains three 10 MBPS FDM channels located at
140 MHz, 210 MHz, and 300 MHz. Each channel is 25-MHz wide in order to
accommodate the 10 MBPS Manchester Type II coding.
The digital data bus interfaces with special processors, display units,
recorders, RDAU1s, and experimental packages through the use of data bus
terminals.
The digital data bus is connected to the data bus terminals through a three-
port connector which connects to a modem through a power splitter. The
connection schematic is shown in Figure 3-26.
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3 pqRT COUPLER
TYPE· F14-12* 'OR E.QUIVALENT
I' IL (1).'I~1M) ,
1DATA BUS
", C(2)=r. 11 db
- - _.-... oJ--- -
I I
I I
I I
I ID::
f;I:1 II ~~
f;I:1 I 2~ IS &W)8Q I
. I~
Q I [g Im ~
~I -< I~
~I \. Q I
I
I
I
I
I
IL(1) = INSERTION LOSS BROADBAND
C(2) = COUPLING LOSS BroADBAND
* JERROLD ELECTRONICS
Figure 3-23. Branch Port Connection
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3 PORT COUPLER
TYPE ·PT-14* OR EQUIVALENT
IL(1)= 0.2 r
C(2)= 20 DATA BUS
,
Il
TRANSMIT
RECEIVE
T.V.
STATION
. (1)
JL = INSERTION LOSS BROADBAND
C(2) = COUPLING LOSS BROADBAND
* JERROLD ELECTRONICS
Figure 3-24. Video Channel Termination
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3 PORT COUPLER
PTR-35*OR EQUIVALENT
II.,(1)='0.10
I
C(2)= 35
DATA BUS
~
Ii
AUDIO
STATION
IL(1) = INSERTION LOSS BROADBAND
C(2) = COUPLING LOSS BROADBAND
* JERROLD ELECTRONICS
Figure 3-25. Audio Channel Termination
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3 Port
Coupler Type PT-1461A or Equivalent
( xL(1)=0.11 d~
'\ Data Bus -/
I C(2)=17 db -.I
~
Modem
r- - - - - - - - - - - - -
I ,it
-IReceiveI n.. (1)=1 ~5 --. .
I RF db
I SWITCH
I Transmit
I
I
I
IL _
IL(1) = Insertion Loss At 140 MHz
Figure 3-26. Digital Chlnnel Termination
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The data bus terminal (DBT) interfaces digitally with the data bus and is
capable of performing the foHowing functions:
A. Receive, check validity, and decode commands addressed only to
that DBT.
B. Store RDAU channel data for subsequent transmission.
C. Store experiment data for subsequent transmission.
D. Demodulate subcarrier.
E. Establish bit and word synchronization.
F. Load· data register (terminal, line, read/write, function,
channel, etc.)
G. Check parity.
H. Decode terminal address:
1. If not receipient, reset register.
2. If receipient and no parity check, update status word, transfer
controller address and status word to response register; trans-
fer status word to controller by internal clock onto data bus.
3. If receipient and parity, continue.
r. Decode line address and enable proper gate.
J. Transmit commands.
K. Decode command/ data bit:
1. If data, set ready bit in status word; transfer controller address
and status word to response register; transfer onto data bus.
2. If command, set command register and select proper response.
Set reponse register and transfer to data bus, wait for next
command or execute.
L. Indicate end of message.
Figure 3-27 is a block diagram of the data bus terminal. Each data bus ter-
minal can receive one message at a time on one frequency channel. This
particular task or message must be executed before another command can be
received. Up to eight channels, such as RDAU's, experiment packages,
storage devices, etc., may be connected to a data bus terminal. The channel
address is decoded in the terminal, and the proper commands are routed
through the input/ output switching ullit. The length of the command message
is determined by the requirements of the receiving function. RDAU's require
226
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one or two command words, while certain experiments and/ or subsystems
such as displays may require considerably more.
Since the data bus terminal is the interface between RDAU's, experiment
packages, displays, etc., and the data bus, it must also be caJ?able of trans-
mitting specific commands to any or all such terminated devices through the
input/ output switching unit. It must also act as a transparent buffer for
experimental data being inputted to the data bus. The command, decode,
and execution control function provides these features in conjunction with the
data register. This register acts as a trans fer register between the modem
and the input/ output switching unit and as an input/ output register for the
buffer storage unit.
The RDAU must work in conjunction with the DBT, and provides the interface
between sensor and the DBT. To accomplish this, the RDAU performs the
following interface functions:
A. Receives command from DBT.
B. Sets differential programmable gain amplifier (DPGA) gain.
C. Changes stored limits for comparison mode of operation.
D. Provides automatic limit checking operation.
E. Scans all inputs sequentially.
F. Transmits data to DBT.
G. Sets and resets discrete command outputs.
The block diagram of the RDAU is shown in Figure 3-28 and provides the
following operations:
A. Signal Conditioning -- Accomplished through preconditioning net-
works ahead of the analog multiplexer and a programmable gain
amplifier immediately following multiplexing. The signal condition-
ing provides the required gain/bandwidth characteristics required
for a particular application.
B. Multiplexing - - Both analog and digital multiplexing circuits are
provided to accommodate up to 16 channels of digital data multi-
plexed in groups of eight and up to 30 analog channels. The multi-
plexers can handle any combination of analog channels and any
combination of sets of eight digital channels.
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C. AID Conversion -- The AID conversion bit rate equals the clock
rate in the RDAU. The AI D converter output is digitally compared
with high and low limits extracted from a self-contained memory.
If the measured parameter exceeds either limit, the return data is
flagged with the out-of-limit channel address as an out-of-tolerance
condition.
D. Digital Outputs The control logic allows for 16 control function
outputs to provide on-off control. A separate control signal is
required to switch to either the on or off state.
3. 3. 2 Operating Concepts
3. 3. 2. 1 Analog Data Distribution
The analog data distribution system allocates data such as video and audio
directly to a dedicated FDM channeL No other source can occupy this parti-
cular frequency channel. Any receiver capable of being tuned to that fre-
quency can monitor all transmissions in that channeL Thus, several video
monitors, such as at the commanders control station and the experiment con-
trol station, may be monitoring the same transmission, much like CATV.
The control of the transmission devices may be accomplished remotely and
automatically where the device controls are connected to the digital data bus
or where analog controls are connected to separate FDM channels interfacing
with a command decode functional unit. Most controls, such as on-off
switches, could be maintained remotely through the use of the control func-
tions of an RDAU on the digital data bus. However, it is anticipated that
most of the analog system control will be accomplished manually. On-off
functions could be handled remotely from the control stations, but such things
as video receiver channel selectors will be controlled manually, either with a
rotary- or pushbutton-type channel selector switch.
The audio system contains an emergency voice channel at baseband which
preempts all other audio channels and bypas ses all on-off switches. In
addition, three FM entertainment channels will be available (probably on a
24-hour basis) for astronauts who are off duty. Previously recorded analog
magentic tapes would be selected according to channel and time.
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Telephone channels will be handled with standard telephone circuit
techniques, except that no central switching unit is necessary with the 48
channels. These channels provide enough capacity to carryall required
station-to-station conversations, Space Station-to-ground calls, and confer-
ence calls requiring up to eight different stations tied in siInultaneously. By
using the proper dialing code, a Space Station astronaut may tie directly into
the telephone networks on the ground, thereby enabling a direct interface
with the Earth I s scientific community.
3. 3. 2. 2 Digital Data Distribution
The digital data distribution system transfers data by the use of an asynchro-
nous TDMI FDM data bus. Three 10-MBPS digital channels are used in a
command res ponse operational mode to handle the enormous amounts of
generated data. The required data rates shown in Section 3. 1 represent one
high-rate experiment. During GSS operation, several of these experiments
will be operational. The data-bus operational concept assumes the capability
of scheduling so that no more than one of these experiments operates at the
same time. If this is not the case, more 10-MBPS channel will have to be
implemented to handle the immense peak load represented by two simultane-
ously operated high-rate experiments.
All digital operations on the data bus are controlled by the executive routine
of the subsystem multiprocessor. (In the event of scheduled maintenance or
emergency shutdown of this processor, bus control will be assumed by the
experiment processor.) Each device connected to the data bus is controlled
by a data bus terminal (DBT) which serves as the interface between the data
source and the data bus. One of three data bus channels is available to each
DBT by the proper modern selection and some DBT's contain up to three
moderns to allow different data channel selections.
Each terminal is commanded by the control processor at preprogrammed
intervals. These intervals may vary depending on the application and are
adjustable by making slight modifications to the executive program. The
most common interrogation intervals are 0.01, O. 1, 0.5, I and 10 seconds.
As an example, assume an astronaut keys a command into a control keyboard.
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This cornrnand is stored until retrieved by the processor sorne 0.01 seconds
later. The cornrnand rnay actually represent a series of cornrnands. This
rnay be interpreted by the processor and a cornrnand chain sent to the
addressed device. Data will be retreived frorn that device, operated on by
the processor as required and probably displayed. The total reaction tirne
should be less than one-half second.
Data bus terrninals interfacing with subsystern devices such as RDAU's will
be cornrnanded at regular intervals, depending on the rneasurernent criti-
cality.
The control of the DBT's and inter facing units is accornplished through the
use of special control words, consisting of "AII and IIB" words as shown in
Figure 3-29. The status of the terrninal is contained in the "G" word.
The processor sends instructions to a DBT by selecting the proper address
for the IIA'I and "B" word, setiding a synchronization word eighteen bits
long, followed by the "A" word. If the cornrnand chain contains data, this is
incorporated into the data word formats and sent directly following the IIAII
word transrnission. Up to 32 data words rnay be transrnitted per rnessage.
The transrnission is ended with the "B" word.
If the DBT is operational and proper addressing occurred, the DBT responds
with an "A" word and a "G" word. The "AII word allows the processor to
validate proper terrninal operation. The "G" word contains terrninal status
inforrnation pertaining to events since the previous cornrnand reception.
After a suitable delay to allow for reset in the event of erroneous operation,
the cornrnand is carried out by the DBT. The tirning of these transactions is
illustrated in Figures 3-30 and 3-31. Figure 3-30 illustrates the DBT ter-
rninal operation when data or cornrnands are sent to a rernote device, such as
an RDAU. Figure 3- 31 illustrates two types of data retrieval. The first
sequence assurnes that data are ready for transrnission. The special
request service sequence assurnes that data are not irnrnediately available
and several cornrnand transactions are required to retrieve the data.
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However, the total elapsed time is less than 750 microseconds. The data
bus channel is active in this transfer for only 80 microseconds and would be
used for other DBT operations while waiting for data retrieval.
The normal mode of operation involving subsystem or RDAU operation is a
multiple-operation command. Most data can be called for in some time
sequence and in advance of when required. Consequently, the processor will
issue commands whereby the DBT transmits previously retrieved data.
After data transmission to the bus, the DBT retrieves additional data either
from a different I/O channel (implying a different RDAU or subsystem), a
different channel of the same I/O channel, or additional data from the same
channel of the same I/O channel. Meanwhile, data-bus operations are main-
tained by commanding other DBT's in the same manner. The usual DBT/
RDAU or subsystem interface operates at a one-MBPS speed. The 10-to-l
transmission speedup and response time requirements allow multiple DBT
terminations (approximately 40) per channel. In the event that some sub-
systems or experiments require greater than 5-MBPS interface speeds, a
special DBT would be utilized since this requirement involves only a few
units. (The standard DBT can handle up to 5 MBPS I/O channel rates, pro-
vided an external clock is provided.) These special DBTS would contain
higher speed logic on the I/O channel interface and could incorporate a larger
buffer to cut down overhead rates where the input rates exceed 7.25 MBPS.
Where enormous speeds (on the order of 50 MBPS) are required, multiple
channels will have to be used. The data would have to be formatted to a
parallel/ serial wavetrain and inputted to several DBTs operating on differ-
ent channels. Skew problems from different channel delays would have to be
handled by the processor.
The data bus terminal is an important segment of the digital data bus. It
interfaces between a 10-MBPS Biphase Manchester Type II coded data bus
channel and anyone of eight one-MBPS Bipolar NRZ coded I/O channels.
The DBT interfaces with the data bus through a modem operating on a single
frequency data bus channel. Logic and addres sing are included to permit
expansion to three 10-MBPS, FDM channels. Each DBT responds to a
uniquely assigned hardwire programmable address.
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The eight DBT I/O channels transfer data and commands sequentially to and
from peripheral devices such as RDAU's or experiment subsystems at a one-
MBPS rate. The DBT exercises master control over the peripheral devices.
Data transfer between the bus and the DBT occurs only by command from the
bus at a 1O-MBPS rate. The DBT has the capability to "read" data from one
of eight channels. It also has the capability to "writell commands or data to
any specific channel. The DBT recognizes a special command for device-to-
device transfers, whereby one DBT communicates with another (for example,
an experiment-to-tape communication).
The DBT contains the major functional blocks and registers shown in
Figure 3.;.32. Performance of the DBT is as indicated by the flow diagram of
Figure 3-33 in accordance with the format and functional descriptions as con-
tained in the following paragraphs.
Each DBT, after recognizing an IJA" word following a synch burst, performs
the following functions:
A. Address Decoding - Each DBT contains its own unique seven-bit
address code programmable by changing a plug-in unit. The "A'I
word of any command contains the address code for a particular
DBT in bits 2 to 8. Every DBT on any given FDM channel shall
examine and" A" word following a synch burst for its particular
address code. Upon recognition of this address code, the DBT
accepts subsequent words for command (function) decoding and data
handling. If the address code in invalid, the DBT discontinues logic
decoding until the arrival of another synch burst.
B. Function Decoding - Every "A" word also contains a command or
function code bits 12 to 16 used to provide an alerted DBT to per-
form a specific function. Functions are decoded after a valid
address has been received.
C. Channel Address and Function Decoding - Each DBT controls eight
I/O channels addressed by bits 9 to 11 in the "A" word. Specific
I/O devices are then supplied data and/or commands through the
DBT. I/O device subchannels and commands are contained within
the II B" word.
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Figure 3·33. Data BUI Terminal Flow Diagram (page 1 of 3)
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y Ii
Figure 3-33. Data Bus Terminal Flow Diagram (page 2 of 3)
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STOP
Figure 3-33. Data BUI Terminal Flow Diagram (page 3 oil 3)
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D. DBT Programming - The following is the DBT command structure
and a de sc ription of the valid commands and their operation.
The DBT command field consists of five bits, each with its own
particular significance as illustrated in Figure 3 - 34.
The valid DBT operations are described below.
A. 11111 RESET DBT
B. 10000 LOAD TTT REG.
C. 10001 SET FDM CHANNEL
D. 00000 NO OP
E. 00101 READ I/O TO BUFFER
F. OX110 READ BUFFER TO BUS
G. OXlll READ BUFFER TO BUS AND I/O TO BUFFER*
H. 00100 NO OP
1. 00001 WRITE BUFFER TO I/O
J. 00010 WRITE BUS TO BUFFER
K. 00011 WRITE BUS TO BUFFER AND BUFFER TO I/O
The DBT operations as sodated with each command are as follows:
A. RESET DBT - This command has highest priority and shall cause
any operation in process to stop and resets the TTH, TTL, and
C registers.
B. LOAD TTT REG. - In this command, the two data words from the
bus shall be loaded into the TTL and TTH registers. These
registers shall be cleared by loading all a's on receipt of the
reset command.
C. SET FDM CHANNEL - This command allows a DBT to be
reas signed to a diffe rent FDM channel. The DBT re sponse shall
be an II A" word and a II CII word transmitted on the previously
assigned channel frequency. Following the response, the DBT will
switch to the new frequency.
D. NO OP - This command causes the II NI and II BII registers to be
loaded. The DBT responds with an IIA" and a "C" word but no other
operation is performed.
)~A "I" in position X will result in the operations being performed as a
TT transfer.
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Command Field
1 2 3
Figure 3·34. Command Field
4 5
IL..- _ Buffer/IO Interface Operation
Bus/Buffer Interface Operation
Read Operation
Terminal to Terminal Operation
Overhead Operation
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E. READ I/O TO BUFFER - This command is received as an "A" and
a "B" word from the bus. Immediately following address and com-
mand decoding a " re sponse" is sent over the bus, consisting of the
original commanded 11 A" word followed by a II Gil word. Once the
command has been received and the response sent, execution of the
command begins after an 8-second delay. The I/O channel address
is extracted from the 11 A" word. The II B" word is transmitted over
the I/O channel and response data is received back. The number of
received data words corresponds to the number specified in the
count field, bits 2 to 7, of the II B" word. The data are loaded into
buffer storage.
F. READ BUFFER TO BUS-In order to access the buffer, this com-
mand may be sent which causes the contents of the buffer storage to
be transmitted onto the data bus as data words. These words
appear, in time, between the response "A" word and the 11 Gil word.
No further action following transmission of the status word takes
place in the DBT.
G. READ BUFFER TO BUS AND I/O TO BUFFER - Operation of this
command is a sequence of commands 5 and 6. The buffer is trans-
mitted to the bus pe r command 6, but following the II Gil word trans-
mission, the I/O channel is read into the buffer per command 5.
H. NO OF - Identical to command 4.
1. WRITE BUFFER TO I/O - Thiscommand causes the contents of the
buffer to be transferred to the specified I/O channel. The DBT
responds to the bus with an II A" and a II Gil word, waits for eight
microseconds, and transfers the II B" word to the I/O channel,
followed by the buffer contents. The number of data words trans-
ferred to the I/O channel is specified by the count field of the 11 B"
word.
J. WRITE BUS TO BUFFER - This command causes data words from
the bus to be written into the buffer. Presence of the II B" word
signifie s the end of data. The DBT will re spond with an 11 A" and a
"Gil word after receipt of the II B" word.
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K. WRITE BUS TO BUFFER AND BUFFER TO I/O - This command is
a combination of commands 10 and 9. where the buffer is filled per
command 10 then transferred to the specified I/O channel per
command 9.
L. TERMINAL TO TERMINAL TRANSFER - Terminal to terminal
transfer is a special case of the previous" read" commands. Identi-
cal operations to those described occur except that the DBT will
make two transmissions where the contents of the TT registers are
used to preface the second DBT response. The TT registers con-
tain the address of another DBT and some "write" command, as an
"K" and" B'''word. The first response is a normal synch "A" and
"C" word transmission. The second response occurs after a nomi-
nal delay and consists of a synch, "A'" word, up to 32 data words,
and a "B'''word. The second DBT recognizes its address and pro-
ceeds to act on the following data as if it had been transmitted by
the bus controller.
The DBT provides eight one-megabit per second serial digital interfaces for
communication with RDAU's or other devices. Each interface is made
through three twisted, shielded wire pair cable s. One cable contains a con-
tinuous one-MBPS clock output which also provides a message start signal
from the DBT. A second cable provides the DBT serial Bipolar NRZ for-
mated data output. The third cable is a serial bipolar NRZ formated data
input. The DBT, when interfacing with an RDA U or other device, is capable
of providing a dc isolated, transformer-coupled interface.
3.3.3 System Characteristics
The Space Station data distribution system consists of two coaxial cable data
buses to handle approximately 55 FDM channels and 200 terminations. The
buses are separated into analog and digital data buses.
There are 48 audio channels with one emergency channel at baseband. Each
audio channel has the characteristics shown in Table 3-22. The channels are
submultiplexed with single sideband suppressed carrier techniques into the
frequency spectrum of 60 KHz to 252 KHz, A minimum single-to-noise ratio
of 15 db insures 95 percent intelligibility,
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Table 3-22
AUDIO SYSTEM PERFORMANCE CHARACTERISTICS
Receiver
Bandwidth: 3 KHz
Noise figure: 30 db
Dynamic range: 50 db
Sensitivity: Minus l05 dbm with the specified bandwidth
and noise figure at 20° C ambient temperature
Transmitter
Bandwidth: 3 KHz
Modulation: Single-sideband suppressed carrier
Unmodulated Carrier
Power output: 25 dbm
There are nine video channels with the characteristics shown in Table 3-23.
There are pre sent plans for 19 TV cameras and lO monitors, of which 6 are
portable. Each channel will result in a 39-db minimum detected signal-to-
noise level, assuring very fine picture quality. An exception to this occurs
when a video transmission originating in an attached module connected by a
branch port coupler is received in another attached module connected as a
branch. System viewing will be degraded somewhat in this situation and
should not be planned except for emergency or short term noncritical
operation.
The nine video channels are placed in the frequency spectrum from 6.75 to
76.75 MHz and are either remotely or manually controlled on or off. The
receivers are capable of switching to any of the nine channels. However, this
control will be manual. The transmitters or cameras are assigned to a
specific channel. If a channel must be shared by more than one camera, it
is accomplished on a time-division basis according to previously determined
schedules.
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Table 3 -23
VIDEO SYSTEM PERFORMANCE CHARACTERISTICS
Receiver
Bandwidth: 4. 75 MHz (6 MHz vestigal)
Noise figure: 10 db
DynaITlic rang e : 40 db
Sensitivity- Minus 98 dbITl with the specified bandwidth and noise
figure at 20 0 C aITlbient teITlperature
Adjacent channel rejection: 70 db ITlinirnuITl
TransITlitter
UnITlodulated carrier: 30 dbITl
Powe r output:
Modulation: Vestigal sideband
Bandwidth: 4.75 MHz (6 MHz vestigal)
Each digital data bus channel operates at a total speed of 10 MBPS. With
overhead in the forITl of synchronization, cOITlITland words, control bits, and
circuit and propagation delays, this corresponds to a true data rate on the
order of 7.25 MBPS. The characteristic s of each digital channel are shown
in Table 3-24. Each channel is capable of interfacing with 64 digital data
bus terITlinals in addition to the data bus controller, but only approxiITlately
30 terITlinations per channel are anticipated.
3.4 BREADBOARD SUBSYSTEM DESCRIPTION
3.4.1 Breadboard Design Philosophy
The breadboard subsysteITl design philosophy follows the Space Station
de sign. The info rITlation ITlanageITlent subsy steITl breadboard de sign require-
ITlents have been derived directly froITl Space Station requircITlents, and the
only deviations are found in actual blackbox hardware iITlple,mentation.
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Table 3-24
DIGITAL SYSTEM PERFORlv1ANCE CHARACTERISTICS
Receiver
Data rate: 10 MBPS per channel
Data coding: Manchester Type II biphase code format
RF bandwidth: 25 MHz ± O. 5 MHz pe r channel
Modulation: Double- sideband amplitude modulation
Noise figure: 8 db
Sensitivity: Minus 92 dbm with the specified bandwidth and noise
figure at 20° C ambient temperature
Response delay: 2.3 microseconds maximum
Cente r frequency: Channell -140 MHz
Channel 2-210 MHz
Channel 3-280 MHz
Signal- to-noise ratio: 22 db minimum
Bit e rro r rate: 10- 7 maximum
Transmitter
Data rate: 10 MBPS per channel
Data coding: Manchester Type II biphase coding format
Rf bandwidth: 25 MHz ± O. 1 MHz
Modulation: Double- sideband amplitude modulation
Unmodulated carrier: 20 dbm
Powe r output:
Turn-on delay: 400 nanoseconds maximum
3.4.2 Modem
The modem designed for the breadboard differs from the final Space Station
modem de sign. Only the de sign philosophy has been followed. Off- the - shelf
amplifiers and filters have been ordered and interfaces have been designed
to fit the parts together into an operational system. In a design for Space Sta-
tion, inte grated circuitry will be utilized. Individual units such as separately
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packaged filters are being purchased and mounted in a large 19-inch
rack-mounted unit for the breadboard in order to prove design concepts.
Circuit design concepts are not involved, and only the major functional block
diagram concept will be proven by the breadboard model. This block dia-
gram is shown in Figure 3-35.
3.4.3 Data Bus Terminal
The breadboard data bus terminal de sign differ s from the Space Station
design in two areas: packaging concept and I/O channel speeds. In the
Space Station de sign, the packaging will be minimized for weight and volume
and will be flight-type hardware. The breadboard de sign is packaged for a
19-inch rack mounting.
The 1/ a channel speeds for the Space Station will primarily be one megabit
per second with the capability of handling input speeds to five megabits per
second where an external clock is supplied with the higher- speed data. The
design for the breadboard incorporates an I/O channel speed of one megabit
per second. No provision is made for any other data rate input.
3.4.4 Breadboard Specification
Detailed design specifications for the breadboard data bus terminal, modern,
and remote data acquisition unit are contained in Appendix C.
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Section 4
DISPLAYS AND CONTROLS
Displays and controls (D&C) provide the crew with monitoring and control
capability over the Modular Space Station, its subsystems, and the
experiment programs. Through the D&C, a man-machine interface is
achieved whereby the crew receives information from which decisions can be
made and control action taken for subsystem management, vehicle maneuver
supervision, energy and consumable management, checkout and fault isola-
tion, and experiment program direction.
As a result of studies and analysis conducted during the course of the 33-ft
Space Station and Modular Space Station studies, a display and control
concept has evolved, which in conjunction with the data management system
data bus and data processing capabilities, provides a high degree of utility
with nominal expenditure of the Space Station's weight, volume, and power
resources. This is achieved through the use of multipurpose computer-
controlled displays and multifunction input devices to replace many of the
more conventional devices such as indicator lights and dedicated control
switches. This approach possesses an inherent flexibility that makes
possible the efficient accommodation of a wide range of functions as well as
changes and growth in the Space Station throughout its as sumed long useful
life.
One of the major features of the DMS/D&C design is the ability to relieve the
Space Station crew from many of the routine monitoring and control functions,
thus allowing a greater portion of their time to be devoted to experiment
operations and other tasks. This is achieved through a high degree of auto-
mation and spec ial display features, such as computer -controlled voice
message capability that allows the crew to be alerted and notified of circum-
stances ·or events that require their attention, the caution and warning
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subsystem, and the onboard checkout subsystem, thus eliminating the
requirement for constant manning of the control station.
Among the objectives of the IMS special emphasis task is the review and
updating of Modular Space Station display and control requirements and
methods of implementation, and the construction of a breadboard D&C
console to allow demonstration, development, and evaluation of select ed
concepts.
4. I MODULAR SPACE STATION DISPLAYS AND CONTROLS
The display and control configuration for Modular Space Station is described
in document SE -04, Preliminary Subsystem Design, and is briefly sum-
marized here. The configuration consists of a primary command and control
center and an experiment and secondary command and control center.
The primary command and control center is the central command post for
the MSS and is the focus of all Space Station mission control activity. This
station provides monitoring and control capability of all subsystem house-
keeping activities, mission planning, personnel activity scheduling; plays a
central role during all rendezvous and docking phases with other spacecraft
and free-flying modules; and directs communications for command and data
transfer to/from other spacecraft and the ground. The command center
contains two multiformat CRT display devices (which provide backup redun-
dancy), a video monitor, a microfilm viewer, control keyboards, and
selected dedicated displays and controls. To minimize the need for a full-
time station operator, the control center will contain a caution and warning
subsystem and a computer driven voice annunciator unit, which will provide
alerting and operational information throughout the Space Station via the
audio system. This permits complete monitoring safety and alerting
capability without the operator being required at the station. The primary
command and cont rol center is located in the crew and operations module
No.2.
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The experiment and secondary command and control center is a centralized
operation center for monitoring and management of the experiment programs
of both attached modules and free-flying modules. This station is also
capable of providing emergency and backup vehicle and subsystem control
capability in case the primary command and control center becomes
unuseable because of a major contingency condition. The experiment
command and control center is located in an independent EC / LS area of the
GPL module No.3. Display and control hardware required at the experi-
ment and secondary command and control center is bas ically the same as
that required at the primary command and control center, with additional
dedicated experiment displays and controls to permit monitoring and control
capability over the experiment programs.
The configuration of the experiment and secondary command and control
center allows for fully independent two-man operation to accommodate
simultaneous experiment or subsystem and experiment activity.
The configuration of the experiment and secondary command ,and control
center is shown in Figure 4 -1. Requirements and analysis relative to the
selection of the proposed configuration are summarized in the following
sections.
4. 1. 1 Display Requirements
An analys is of display requirements has been performed to identify the
quantity and types of display formats needed by the crew. The study has
identified major operational functions and the associated display require-
ments responsive to the ground rules and mission objectives, while elimina-
ting "nice-to-have" and other nonessential features. Both routine or
scheduled activities and contingency operations have been considered. A
summary of the operational functions and display formats is given in
Table 4-1. Descriptions of the functions and formats are contained in the
following sections.
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4. 1. 1. I Operational Functions
Nine functional catagories have been established as a result of grouping of
related functions. In SOITle cases these functions are related to specific
ITlission phases, and in others several functions are inter-related. The
categories are defined below:
Mission Control
The Modular Space Station is required to operate through onboard autonoITly
with little or no dependency on ground facilities. To ITleet this objective,
the crew ITlust have inforITlation on the location of the Space Station, the
ITlission plan, and the ITlission tiITleline; and the capability to alter or
ITlodify the original ITlission as required by changing circUITlstances. This
requires being able to call up froITl stored data bases, via the onboard
cOITlputer systeITl, inforITlation for planning, ITlonitoring, and executing the
desired functions. During a ITlanned space ITlission, the onboard data
ITlanageITlent subsysteITl continually ITlonitors ITlission-critical paraITleters
and displays for the crew that data which they request in deterITlining
ITlission perforITlance and progress. If a change is desired, the crew ITlay
retrieve froITl the data bank the current perforITlance capability of the
vehicle (i. e., what events are planned, which ones ITlust be cOITlpleted, and
what unused capability reITlains). Assisted by this data, the crew can
forITlulate plans and indicate events to be perforITled. The ITlechanized
scheduling algorithITls can prograITl the event, deterITline the iITlpact on
the ITlission tiITleline, and display this inforITlation for analysis. If desired,
the crew ITlay then initiate the rescheduling of the tiITleline. The cOITlputer
will than autoITlatically iITlpleITlent the change, re-allocating required
resources and subsysteITl capability.
Flight Control
Flight control operational functions are siITlilar to ITlission control functions,
but attention is focused upon the iITlITlediate situation of the vehicle. In
contrast with conventional aircraft displays, the Space Station will have ITlost
of the conventional gauges I ITleters, indicators and other devices replaced with
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general-purpose CR T display and keyboard input devices. Attitude indicator
displays, for example, can be "called Upl' and created electronically on the
display. Through these displays the crew maintains awareness of the
vehicle's attitude and orientation. Changes in attitude can be initiated by
redirecting the flight control functions being performed by the computer.
With continual monitoring and evaluation of progress, the crew can assure
proper execution of the corrective maneuver. All flight control functions
are normally performed via the computer, with only periodic checking and
directing required by the crew.
Guidance and Navigation
The Space Station guidance and navigation (G&N) system is an automatic and
autonomous system utilizing automatic data acquisition and the onboard
computer for reduction and updating of G&N data parameters. The crew
will be capable of manually updating or overriding computer-generated G&N
parameters, and of inquiring about current vehicle position and trajectory.
The crew can manually take optical and inertial data readings to update the
computer for the guidance and control system.
Inquiry via the computer can provide trajectory displays, including devia-
tions from planned course and correction requirements. Computer-
driven projection map displays may be required for this function.
Maneuver Management
Because of the large degree of automation in the attitude control systems
and to the sometimes precise pointing requirements on the Space Station,
very little maneuvering is done manually. Display requirements are
mainly limited to verification of the flight plan and trajectory analys is. In
the event that the mission is not proceeding as planned or if a modification
is des ired, a maneuver may be required. Before performing a maneuver,
the crew will perform a check on the vehicle operating capabilities and
resources, utilizing the computer. This involves verifying the data base
existing in the computer, initializing subsystems, determining resource
availability, and establishing event sequences. After the subsystems and
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vehicle initial conditions are established, the maneuver will be performed,
primarily by the onboard computer with manual backup and monitoring by
the flight commander. During and after execution of the desired maneuver,
the computer system and displays will be utilized to evaluate the maneuver
succes s.
Rendezvous and Docking
Rendezvous and docking is a specific mission phase, which combines many
functions of flight control, maneuver management, and guidance and navi-
gation. Rendezvous and docking of a Space Shuttle is under the direction of
the Space Station, although final docking is achieved by the shuttle with
only monitor functions planned for the station. During this phase, the role
of the station is similar to that of a ground controller at an airport. On
the other hand, docking of all freeflying modules (RAM's, etc.) is by active
control from the station.
Docking functions are conceived to be controlled by the onboard computer
with manual backup control capability in the event of a contingency. Since
the Space Station has multiple docking ports, the flight controller at the
command and control station has visual contact with the incoming vehicle
via television. A crew member assigned to the specific docking port will
have direct vision with the incoming vehicle and will be assisted in the
docking by portable display units. This crew member may take over the
docking phase if it is required.
Subsystem Operational Status
Subsystem operational status and configuration management displays con-
stitute the majority of individual frames of data to be presented. Because of
the high degree of automatic control and switching in the various subsystems,
the main requirement for the displays is to provide data that permit sub-
system configuration selection, subsystem monitoring, and fault detection
and isolation.
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Experiment Status Monitoring
The primary objective of the Space Station is to perform experiments in
orbit. The displays at the command and control consoles will be utilized to
support these experiments and to monitor their progress. Through the data
management subsystem, the computer will provide control and monitoring
capability over experiment progress. The multipurpose CRT displays at
the command consoles are considered adequate for general-purpose
experiment usage and monitoring, but specialized and unique display
equipment will also be required for many experiments.
Crew Status and Proficiency
This category is a collection of mission-independent crew functions that are
of a noncritical nature (i. e., delay in performing will not have an adverse
effect on mission outcome). Typical functions included in this category are
related to crew health status and training. Training functions are required
to stimulate crew members to retain proficiency in their tasks and to develop
new skills. It is anticipated that a high degree of interaction with the
computer will be required since the function is heavily dependent upon
simulation. Health-related functions provide updated status on the indivi-
duals physical and psychological condition.
Logistic s and Resupply
Management of onboard consumables and spares and determination of
resupply requirements will require the periodic assessment of the stations
consumables and spares. This will be accomplished automatically to a
large extent, but overall supervision and final decision making will be a
crew function. This will require displays of current status and projections
of future usage, utilizing tabular and graphic-type displays.
4. 1. 1. 2 Display Formats
Figure 4 - 2 shows examples of typical display formats provided by CRT-
type display systems. These formats consist (individually and in combina-
tions) of alphanumeric, characters, vectors, arcs, circles, special symbols,
and lines. The display may consist of static conditions; i. eo, fault isolation
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block diagrams, as well as dynamic conditions, such as docking. Techniques
for creating these displays may consist of all electronic, optical and
electronic combinations, or mechanical and electronic combinations.
4. 1.2 Display Implementation
This section describes the proposed display and control devices for the
control centers in the Modular Space Station.
4. 1. 2. 1 Multiformat Display
The multiformat display is the key element of the command and control
center, providing as the name implies a capability for accommodating a
variety of display presentations including alphanumeric, graphic, video, and
combinations of these. In developing the configuration for this display, the
following studies were conducted:
A. Survey of existing avionic display systems,
B. Survey of commercial multiformat displays,
C. Inve stigation of hardware implementation techni ques.
Avionic Systems Survey
A survey of existing and proposed airborne display systems was conducted
to determine system approaches and hardware types, General items of
importance concerning systems utilizing a computer-display interface are
noted in the following paragraphs. In many cases, however, information is
incomplete because of security classification,
P3C A (New Program)-This USN program is aimed at developing an airborne
display system combining sensor data, TV images, and computer information
into a single display for automated antisubmarine warfare. Communication
and control consoles used in this program are able to present multiple
information simultaneously from a variety of inputs. Live TV and sensor
information, showing ships, planes, and submarines in the area, can be
combined with alphanumerics and symbols generated by the airborne com-
puter. All of this information can be superimposed over maps to present
to man. Console functions are under control of computer software and by the
operator. A track ball and the controls permit him to superimpose circles,
vectors, and plotting points over the displayed action, A keyboard keeps
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him in continuous communication with the computer. This system is
similar to the commercial Datagraphix system developed by Stromberg
Division of General Dynamics.
The alphanumerics and symbols displayed on a "charactron" CRTare
produced by directing the electron beam through individual characters
etched in a micro-matrix located within the tube. This technique "stencils"
each character dearly on the tube face and permits intricate symbols to be
sharply displayed.
Pictorial information, such as curves, vectors, and video displays, are
produced by spot-writing methods. The micro-matrix generated alpha-
numerics and symbols are time-shared with the pictorial images; thus, a
single display becomes multipurpose.
F-IIID- This Air Force program has a limited interface between the
computer and displays. Two general-purpose IBM 4 1T computer s for general
navigations computation (GNC) and weapons delivery computer (WDC)
interface with a function keyboard similar to the Apollo type. The keyboard
contains function, mode select, and numeric keys with an electroluminescent
segmented display register. Interface with the computer is limited to enter-
ing new data and display of subprogram proces sing functions in alphanumeric
form.
C - 5A - The C5A utilizes two computer -display systems, one for guidance
and navigation and the other for onboard checkout through the malfunction
detection, analysis, and repair (MDAR) system.
The conventional guidance and navigation system utilizes a digital segmented
light register and numeric keyboard with function keys as the computer
interface media. The man-computer communications are limited to data
\ tolerance editing of parameters which the computer verifies and compares
against aircraft performance. Should a command be given that the aircraft
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is incapable of performing, the computer indicates the error. The operator,
after determining the command problem, clears the bad command and enters
the correct one.
The checkout system monitor s approximately 1900 line -replaceable units
with the operator comparing "live" wave-shapes against stored microfilm
wave-shapes. The display consists of a basic oscilloscope display system.
AWACS- The A WACS Program utilizes onboard analog and digital computers
combined with multiple integrated display capability for display of radar and
situation information. The display consoles are of identical design and
contain graphic CRT IS, alphanumeric keyboard, light pen, expansion control,
and category switches. The display is of radar patterns with capability of
adding meaningful symbols for target recognition. Computer data are also
displayed in tabular and graphic form for tracking a moving target to point
of intercept. The consoles are identical in configuration to meet system
availability requirements and for redundancy and cost-effective reasons.
In the event that one console fails, processing tasks associated with that
console can be redirected to another console.
F-15-Information on the F-15 is classified and not firm, however, a CRT
and alphanumeric keyboard for data display and entry is proposed. In
addition, a CR T display for attitude director indication combined with TV
for a heads -up display during landing is being developed.
Space Shuttle - The present Space Shuttle display and control approach utilizes
multifunction CR T displays for the following functions:
Primary flight control display (PFCD} (2)
Systems monitor display (SMD) (1)
The display and control panel for the Space Shuttle booster is shown in
Figure 4-3.
Display requirements are presently not fully defined, but they will probably
include the following types of CR T display capability:
A. Alphanumeric characters
B. Vectors and circles
C. Computer Generated Tabular Data
D. Attitude display
E. TV display
F. Microfilm and mapping display
Many of the display requirements will be similar to the Space Station require-
ments, and common implementation and hardware may be possible since
both concepts utilize multipurpose display devices. The present approach is
for all display CR T' s to be identical for redundancy reasons. Character
and symbol generation is provided by three (individual design) display
generators, with additional units for backup redundancy. Consideration is
being given to a single-design, multipurpose display generator capable of
driving all CRT's simultaneously. While the multipurpose symbol generator
is expected to be more complex, benefits resulting from minimizing the
number required and using a similar design will be lower cost, increased
reliability and power effectiveness. Mapping display requirements are pro-
vided via a rear ported "window" in the CRT to permit optical projection
from a microviewer projector. Electronically generated maps are also
being considered as an alternative.
The baseline display system consists of the following basic hardware:
11 Digital (bus) interface units
4 Display processors
2 PFCD symbol generators
2 PFCD - SMD symbol generators
3 Display indicators (CRT)
2 Attitude display indicators (ADI) (It will probably be of a heads -up
configuration. )
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Proposed improvements include three display processors for triple redun-
dancyand three identical multipurpose display generators capable of genera-
ting all display modes. While the multipurpose symbol generator is expected
to be more complicated, the benefits resulting from minimizing both the
numbers and types, together with the efficiencies that result when symbol
generation functions are shared, will also result in improved effectivenes s.
Each symbol generator is capable of generating all displays simultaneously,
and only one symbol generator is required to be on at any time. This
creates a complicated symbol generator, but power consumption and
reliability are expected to offset this d,isadvantage.
Others-A substantial amount of development in advanced state-of-the-art
avionics displays is being done, aimed primarily at commercial and military
aircraft applications. Typical is the system being developed by Norden Division
of United Aircraft Corporation, which uses a CRT for attitude-director,
horizontal-situation, and flight-deck displays. Both monochrome and color
versions exist. The color system use a beam penetration tube.
Commercial Systems Survey
The survey of existing avionic systems employing CR T display technology
reflects the usage of these devices generally restricted to presentation of
some type of range ver sus azimuth data or other radar related displays.
Airborne command and control situation displays or interactive computer-
driven displays are virtually unknown and are a state-of-the-art area.
Display consoles of this type are more prevalent in ground installations of
commercial data processing complexes. A review of several commercial
applications was conducted to identify salient features and design approaches.
Major considerations of typical systems are shown in the following sections.
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Sigma-The graphic display terminal (part of Sigma 7 system) provides a
means of dynamic visual interaction of man with computer via combined
graphic and alphanumeric CRT display. The terminal contains the display
CR T, 64 ASCII character alphanumeric keyboard, function keys, and a light
pen cursor to identify coordinates of a specific displayed item of interest.
The 21- inch (outside diameter) CRT provides a usable display area of
10 by 10 inches and employs electromagnetic deflection with electrostatic
focusing. This viewing area accommodates 1024 positioning points in both
X and Y axis.
The display generators consist of two vector generators, one character
generator (three sizes), one dot generator, and one raster generator.
The two vector generators permit long and short vectors, with maximum
lengths of 10 inches (full screen) and 1/4 inch, respectively. Short vectors
are drawn in 6 ,""sec, and long vectors are drawn in 41 ,""sec.
The character generator utilizes the stroke technique and permits
64 characters to be generated in three height sizes: approximately 5/32,
5/16, and 5/8 inch high. Characters can be positioned randomly or in
adjacent positions to form horizontally placed character combinations.
Character drawing time is directly proportional to the size of characters,
thereby providing an undistorted, constant-intensity alphanumeric display.
The dot generator allows dots to be plotted on the screen at speeds of
9 to 15 ,""sec per point, depending on the separation of dots.
The alphanumeric keyboard allows input of the entire set of 64 displayable
character s. It also contains five special cursor -motion keys. The function
keyboard consists of 16 programmable function keys and four interrupt-
generating keys.
A raster generator allows the unit to detect the position of the light gun
when the gun is pointed at unlighted areas of the display screen, eliminating
the need for core -consuming tracking algorithms. The light gun consists of
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a photomultiplier and associated control electronics. A convenient finger
switch permits the light gun to respond to light radiation emitted from the
face of the CRT.
Information Displays, Inc., IDIOM-The IDOM is a fully buffered graphic
CR T console utilizing simplified man-machine language for character
writing, line drawing, and circle generation. Capabilities include four
character sizes, four intensity levels, graphic element flashing, character
rotation, and programable line structure. Operator-controlled input devices
include a light pen, alphanumeric keyboard, and function switches. The
output is on a 21-inch rectangular CRT. The buffer contains a programable,
expandable 4096 x 16-bit random access memory. Electromagnetic deflec-
tion is used for large-scale positioning and vector writing, and a supplemen-
tary elect rostatic deflection is used for character writing on the CRT.
The high-speed character generator is one of the function generators con-
tained in the system. Characters are formed from continuous straight
and curved lines. Sixty two ASCII characters are standard and are expand-
able to 96 symbols. Four character sizes spaced 128, 73, 48 and 36 per
line are standard. Operator adjustment provides for selection character
size from 3/32 to 1/2 inch.
A vector generator for continuous line generation provides four line
structures (solid, dot, dashed, and dot-dashed) under program control.
Intensity compensation is used for vector length to provide substantially
equal brightness for vectors of any length. Continuous line generation is
also utilized for circle generation. Intensity compensation is again pro-
vided for equal brightness for circles of any diameter.
The position generators, which determine the amount of beam deflection,
utilize D to A converters whose resolution is 10 bits in the X access
(1024 positions) and 10 bits in the Y access (1024 positions).
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Sanders Associates -The model 960/10 graphic display system provides up
to 128 different characters, including the standard ASCII 96 character set,
as well as a variety of such vectors as solid lines, dashes, dots, or a
combination of dots and dashes, all with eight programmable brightness
levels. Characters may be written in four sizes, ranging from 0.125 to
0.5 inch high, with a nominal aspect ratio of 4:3. Greek, mathematical,
electronic, and target SYmbols are available, and special symbols can
be generated. The vector generator uses a constant-velocity generation
technique; the character generator writes each symbol with up to 22
continuous strokes.
Commercial Systems (General)-The following items are a summation of
several available commercial display systems used in general data
processing applications.
Screen sizes range from about 7 by 9 inches for the majority of displays
to 9 by 12 inches, with one of 18 by 14 inches being the largest investigated.
Character sizes range from 1/8 to 1/4 inch and are produced by either dot
matrix, stroke, or monoscope methods. Stroke-generated characters are
considered less ambiguous than dot-generated characters and are easier to
read. Monoscope characters are the most "natural" looking. The number
of characters per line is generally between 32 and 80; the number of lines
per display range from 4 to 60. Maximum number of characters displayed
by any of the systems investigated is 4600. CRT units used for numeric and
alphanumeric displays are of four basic types: conventional TV -type raster
scan and high linear ity stroke types, which require external character
generation and memory; the Charactron shaped-beam CR T and monoscope,
which produce the characters by an internal aperture mask and also require
external memory; and the storage type which provides inherent memory
within the CR T electronics and phosphors. The use of the storage tube
approach eliminates the need for auxiliary buffer memories and are flicker
free, but the writing speeds are very slow (2 seconds / display). Most
non-storage systems use a writing and refresh rate of 40 to 60 frames/
second.
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In the area of keyboards, all investigated manufacturers called their units
"solid-state" although they are not necessarily solid state in the usual
semiconductor sense. Almost all keyboards on the market do use semi-
conductor logic ranging from diode matrices to LSI/MOS circuits. Only one
keying mechanism uses a semiconductor device (a Hall-effect element,
which changes resistance in the presence of a magnetic field) as the switch-
ing means. Other "solid-state" keyboards make use of keying mechanisms
based on magnetic cores, capacitive coupling of high-frequency ac, and other
proximity transducers.
Commerc ial Systems Surnmary- The majority of off-the - shelf commercial
systems utilize either the TV raster scan or the stroke writing method in
display generation. The raster scan method produces acceptable alphanu-
meric characters and is compatible with video, but it has very limited
graphic capability. The stroke writing method is capable of good alpha-
numeric characters and can also produce high-quality complex graphics,
including special effects such as pseudo three-dimensional images, but it
is not compatible with video. Neither approach (nor any other single
commonly used technique) is, therefore, capable of satisfying all display
requirements of the Modular Space Station, which requires a combination of
alphanumerics, graphics, and video.
Some "custom" systems have been designed with multimode capability. One
familiar to many readers is the Saturn V Operational Display System built
by Sanders Associates, which is capable of com.bined alphanumeric, graphic,
and video display. This is a highly complex and physically large system,
and is obsolescent in implementation, but it is illustrative of the required
functional capabilities.
More contemporar)' efforts along these lines include several "digital TV"
systems being produced by IBM, Data Disc, and Spatial Data, among others.
These are TV raster scan systems that feature improved graphics resolution
and color display capability, but they are still not comparable to the better
stroke-type displays in the graphics capability.
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CR T Systems and Hardware Implementation Techniques
The selection of a CR T and associated hardware depend upon many
variables, some of which are:
CRT writing techniques
CR T screen size
Character size
Flicker and brightness
Black and white or color
Buffer memory
Detailed studies were conducted into each of these areas. A summary of
the salient features and the recommended display for MSS is given in the
following sections.
CR T Writing Techniques
Deflection techniques to position the beam and controlling its movement
during "writing" of the desired information include raster scan, stroke
write, and combination techniques.
Table 4-2 summarizes the features of CRT writing techniques, and
Table 4-3 gives a comparison of these techniques and recommended
approach.
Space Station Display Size - To determine the CRT size for the multi-
purpose display for Space Station, two approaches were taken:
A. An investigation of display format requirements was conducted to
determine typical CRT presentations. Results of this survey show
a maximum of approximately 1,200 alphanumeric characters per
presentation.
B. Investigation of commercial and military systems and equipment
to determine the capacity of these systems. In most cases, the
systems are capable of displaying far more data than is felt to be
required for Space Station displays. This is because most of them
are utilized in ground-based electronic data processing applica-
tions, and speed in identification of a specific data entry is not
required.
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Table 4-2
CR T WRITING TECHNIQUES
Stroke Write Technique - Utilizes the CRT electron beam to sweep
through the shape of each displayed symbol by series of strokes.
A. Each stroke sequentially generated
B. Each character sequential generated
C. Character quality improves with additional strokes
D. High-quality vectors, lines, and curvilinear shapes
Raster Scan Technique - Utilizes intensity modulation of the CRT
electron be~m, as It is systematically sweep across the face of the
CR T to create ~he desired presentation.
A. TV presentations
B. Alphanumerics and symbols created by individual raster
lines have dot-matrix appearance
C. Relative low-quality vectors, lines, and curvilinear shapes
D. Adaptable to background generation
Beam Extrusion Technique - Forms a complete character by directing
the electron beam through "the desired character stencil (target),
where the beam takes the shape of the character. The shaped beam is
then deflected to the desired location on the CRT face.
A. High-quality characters
B. Fast writing speed
C. Inflexible characters and sizes
D. No graphics capability
A maximum of 1,250 characters is therefore considered adequate for
Space Station display situations, especially since there are multiple displays
that can be used if required. This can be provided by a display format of
25 lines at 50 characters per line with alphanumeric characters of two sizes:
0.18 by O. 12 inch with O. l8-inch spacing between characters
0.24 by 0.16 inch with O. l8-inch spacing between characters
Character sizes are based upon a CR T viewing distance of 18 ;.nches. This
requires a useful display area of 8 by 10 inches p and a 14-inch-diagonal
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Table 4-3
CRT WRITING TECHNIQUE COMPARISON
Raster
Function (TV) Stroke Shaped Beam
Character quality Moderate High Best
Graphic capability Limited Yes No
Graphic quality Poor High
Video compatibility Yes No No
Character High Moderate Inherent in CRT
generator
complexity
Display indicator Low Moderate Moderate
complexity
Power Equivalent Equivalent Lower
Weight Equivalent Equivalent Slightly lower
Conclusions
A. No single technique for a multipurpose display having acceptable
alphanumeric character quality, graphics quality, and video
capability is apparent.
B. Best approach is for dual-mode display (raster scan for video with
alphanumerics and graphics generated by stroke technique during
the vertical retrace period).
C. Alternative approach is to separate MSS display requirements into
two display devices: (1) Stroke-write unit for alphanumeric char-
acters, graphics, and simple background overlays generated from
computer storage, and (2) Raster scan unit for TV surveillance and
video, and complex background overlays with limited alphanumerics
and vectors. Overlays are generated in video format and mixed
with dynamic data.
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CR T adequately provides this display screen area. Graphical presentations
of 7 by 9 inc hes with adequate resolution at the' edges are also provided with
this size.
Display Brightness and Flicker - Nonstorage CR Tis require updating of the
data on the screen at sufficient rates to elirrlinate the phenomenon of display
flicker. Flickering is a composite effect of the following -functions:
Ambient lighting intensity
Display intensity
Data refresh rate
Observer
Flicker is directly related to ambient lighting; the brighter the ambient
incident lighting, the more noticeable flicker becomes with fixed screen
brightness and refresh rate. An optimum relation exists between ambient
lighting, screen brightness, and data-refresh rate. Optimum conditions
are for the ambient lighting to be low (about 3 to 7 ft lamberts) consistent
with safety requirements, display brightness to be at 20-to-40 ft lambert
level to prevent the CR T from exces sively fast deterioration while providing
soft, nonfatigueing viewing, and for the updating (refresh) to be at as low a
level as possible to minimize system requirements related to data transfer
rate, memory size, and buffering constraints. A refresh rate of 40 times/
second .has been selected.
The use of CRT displays in the Space Station may present some special
illumination problems as the operator may shift from the displays which
have low surrounding ambient illumination to other areas having higher
illumination levels. Various possible solutions include provisions for
locally controlling illumination at the displays, use of limited-spectrum
light with appropriate filters, and the use of polarized lighting.
Data Coding and Color
Data coding is primarily used for three reasons:
A. Aid in target discrimination or functional identifica'don.
B. Indicate relationship between displays.
C. Show critical conditions.
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In other words, coding should be used to distinguish between types of data,
to show relationships between data, and to show the importance of data.
The following techniques are used in coding functions:
A. Use of upper-case alphanumerics to stress relative importance.
B. Higher-intensity levels for more important or critical items.
C. Intermixing of solid lines, dashed lines, and dotted lines for
graphics..
D. Pos itioning of display information into areas reflecting impor-
tance.
E. Use of shaded areas, boxed-in data, or special outlining of
cr itical data.
F. Use of blink or flash. Used primarily as an attention-getting
device, especially when an immediate response is desired. Blink
refers to periodically cutting off the symbol; flash to periodically
increasing the brightness.
G. Grouping of data by color. Tables 4-4 and 4-5 summarize color
generation techniques and comparison with black and white.
It is the conclusion of this study that, based upon present and forecast state
of the art, the advantages of using color for general display applications
are not sufficient to offset the disadvantages; namely, loss of brightness
and resolution and increased complexity. Special requirements relative to
experiment image processing have been idenfified, however, that indicate
the need for color displays for these applications.
Display Memory-Display systems providing synthetic presentations, such as
situation and tabular readouts differ from real-time systems, (such as
radar and TV) by requiring a memory. This memory is used to store data
between data changes, and allows refreshing of the display at sufficiently
high rates to prevent flicker. The memory may be located in the CRT (via
a storage tube), in the display console (via a storage drum., core, delay
line etc.), or in the computer proper.
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Table 4-5
COLOR VERSUS MONOCHROME CRT TRADE STUDY SUMMARY
Comparison Parameter
Writing technique
Brightness
Resolution
Linearity and
registration
Viewability
Reliability
Cost
Operational advantages
Beam Penetration
Raster or stroke (only
compatible with mono-
chrom TV camera)
Green = 500 ft-lamberts
Yellow = 150 ft-lamberts
Red = 50 ft-lamberts
75 lines linch (green)
50 lines linch (red)
Comparable
Fiber optics filter
required: viewing angle
is ±20 degrees
High-voltage switching
Additional circuitry and
complexity
20 percent increase per
indicator
O. 1 percent increase in
symbol generator
Determine by simulation
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Monochrome CRT
Raster or stroke
1, 000 to
2, 000 ft~lamberts
Typical-7 shades
of gray
100 lines linch
Comparable
If the computer memory serves as the display memory, the computer has
absolute control over what data are to be displayed, where the data are
stored, and what information is updated. On the other hand, the computer-
to-display transmission link will be in use constantly at a relative high rate
to provide the necessary data to the CRT on a flicker -free bas is. For
example, if the display data are contained in 1,000 words and the desired
refresh rate is 40 cps, a new display word must be transmitted every
25 microseconds. With the total number of individual displays that may be
operated at the same time (two at the primary station, two at the secondary
station and three portable), an excessive amount of computer time and data
link capacity would be required just for servicing this input/output function.
Because of this it is concluded that the display memory should not utilize
the central computer 1 s memory, but have local memories that are updated
only as data changes or requests for new data are made.
State-of-Art Display Review
A survey and review of technical literature was conducted into state-of-art
display technology and devices to determine the feasibility of a "flat panel"
display as a CR T replacement unit. Considerable research is being con-
ducted into this area, and three of the more promising ones are listed in
Table 4-6, with their basic capabilities.
Light emitting diode (LED) technology is the more advanced within the flat
panel display field at this time. Equipment manufacturers are concentrating
upon the area of discrete status lights, pilot lights, and numerical displays
consisting of few digits. The primary factors preventing wider use are the
relative high cost of LED devices and drive electronics and the mechanical
problems associated with fabrication of large arrays. The seven-segment
hybrid (numeric only) display device is the most common type of LED read-
out. Seven-segment monolithic units use considerable more material and
thereby increase cost, and dot matrices (having alphanumeric capability)
require additional drive electronics which also increase costs. The use of a
16-segment hybrid device for full alphanumeric capability appears to be an
ideal compromise for displays of limited alphanumeric characters (less than
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Table 4-6
DISPLAY TECHNOLOGY REVIEW
State-Of-Art Techniques
Gas discharge plasma panels - array of gas cells triggered by
voltage applied to appropriate row and column in X-Y grid.
A. Alphanumerics and graphics via programmable dot matrix
B. Gray scale capability
C. Limited color capability
D. Translucent panel permits rear projection of microfilm
E. Presently 60 elements lin. (expected capability:
100 elements I in. )
Light emitting diode (LED) - array of diode modules arranged to
form flat panel display.
A. Numerals only at present time
B. Red color only-green color in prototype stage
C. Extremely long life - rugged construction
D. Low-voltage LSI electronic s address
E. Relat ive high cost per bit
Liquid crystal - clear organic liquids within a glass sandwich that
becomes opaque when exposed to an electric field.
A. Selective application of voltage to conductive film generates
character
B. Microwatt power dis sipation
C. Low cost
D. Ease of manufacturing
E. Temperature and material limits
100 characters). Red will remain the dominant color of LED readouts.
Green emitting diodes suitable for numeric displays are still in the labora-
tory stage.
Advantages of LED devices are: extremely long lifetime, ruggedness, low
voltage requirements, and compatibility with integrated circuit electronics.
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Disadvantages include: excessive heat dissipation from panels containing
large numbers of lighted segments or dots p moderate power requirements,
large number of electronic driver circuits requiring power, and cost of
manufacturing panels of LED chips.
Large flat panel displays of the future will probably utilize gas discharge
plasma panels or liquid crystal cell technology. Plasma panels, which are
available today in moderately large sizes p consist of a sandwich construc-
tion of glass panels containing multiple rows of tiny gas filled cavities.
Under proper voltage stimulation from an X- Y electrode grid, a gas dis-
charge is created within the cavities to produce a dot glow. A pattern of
these dots are utilized to create dot matrix characters or graphical
presentations. Through use of multiplexing signals to the appropriate row
and column grids in the panel p electronic driver circuits are considerably
reduced. Gray scale capability is also achieved through multiplexing of the
appropriate cells on a time-duration cycle, which creates a variable
brightness effect. A disadvantage of the plasma panel is that it requires an
excitation voltage of 250 volts, which makes the driver circuits incompatible
with LSI circuitry.
The liquid crystal technology is the newest and possibly has the greatest
potential of the three techniques investigated. Liquid crystal displays use
a clas s of liquid crystals called "nematic, " which are clear organic liquids
that become opaque when exposed to an electric field. Displays are made
by putting a thin layer of liquid crystal between two plates of glass, one of
which is completely coated with a conductive film and the other coated in a
pattern, such as the seven segments of a numeric readout. Electric fields
can then be applied selectively to form characters. Excitation voltages are
low, making LSI type electronic circuits directly compatible. Since the
glass/liquid crystal/glass sandwich has very high resistance, power
dissipation is extremely low-in the microwatt region; and since the display
operates by reflecting and not by generating light, the brighter the ambient
light is, the better the visibility of the readout.
283
Liquid crystal material is inexpensive and fabrication uncomplicated because
the change in reflectivity is a bulk, and not a junction, phenomenon. As a
result, liquid crystal displays are inherently inexpensive.
There are problems, however. One is temperature; liquid crystal material
tried to date must be kept above 0° C and below 70° C. Another is the long
response time of the material; it requires about 200 milliseconds to go from
the opaque to the clear state, and the eye can see this slow turnoff. More-
over, operating lifetime is limited - 10,000 hours when run with an ac field.
All of these problems relate to the electrochemical properties of the liquid
crystal material. Researchers feel that the solution largely amounts to
coming up with the right compound, and if these limitations are overcome,
this technology may be a prime contender for the Space Station display
devices.
Multiformat Display Configuration Summary
The selected configuration for the multiformat display is a CR T device that
is capable of presenting computer-generated alphanumeric and graphic data,
as well as video imagery from vidicon cameras or other sources. The
computer -generated and video data may be shown independently, adjacent
(split screen), or super imposed to provide complete flexibility in display
formats. The display will operate in one of three modes:
A. Stroke-write mode for displaying computer-generated data, ~ncluding
alphanumeric characters, ve~tors, lines, and graphic presentations.
B. Raster scan technique for displaying TV imagery and other analog
input data.
C. Dual mode technique for mixing of alphanumeric data with a TV
image. This is achieved by allowing the display to create the TV
image in a normal raster scan mode with the display going into the
stroke-write mode during the vertical retrace time period of the
normal raster scan sweep.
The display system includes a full alphanumeric keyboard for operator data
inputs, and a hand-held light pen. The light pen may be used in conjunction
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with the CR T display for a variety of interactive functions, including
control and data or image processing.
A buffer memory is provided for the storage of computer -generated data.
This permits once-only transmission of data from the computer to the
display for each new (or changed) data frame, thus unburdening the computer
and the data bus. Periodic refresh of the display is performed from the
buffer memory.
A summary of multiformat display characteristics is given In Table 4 -7.
Table 4-7
MULTIFORMAT DISPLAY CHARACTERISTICS
• 96 ASCII alphanumeric character set
Upper and lower case alphabet .
0-9 numerals
Spec ial symbols
Graphical designations
Function and mode keys
$ 1250 character s per frame display formats
25 lines with 50 characters per line
2 character sizes
0.18 inch x O. 12 inch with O. 10 spacing between characters
0.24 inch x O. 16 inch with O. 15 inch spacing between characters
• 800 linear inch per frame of graphics
lines - vectors - circles - arcs - special symbols
• Local refresh memory
40-Hz refresh rate
Memory capacity 1.25 x 10 6 bits
• Display screen area
Graphic presentations 8 x 10 inches
Alphanumeric characters 9 x 11 inches
• Video capability
525 commercial standard TV lines
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4.1. 2. 2 Video Monitor
Video monitors are provided at the command and control centers to provide
internal and external surveillance capability, monitoring of incoming
vehicles during docking phases, and display of experiment related data and
images for on-line real-time digital irnage processing. The displays are
driven from Vidicons installed at various locations within the Space Station
modules and at the docking ports, as well as from stored memory and
experiment data sensors as directed by the operator. These monitors are
of two re solution levels. The general-purpose surveillances and display
monitors will be 525 line -commercial standard TV capability. The moni-
tors used for image processing will be high-resolution CRT's capable of
1029 line pairs and will have three-color capability. These monitors will
have computer interactive capability and computer -generated character
capability for annotation of the video display.
4.1. 2.3 Voice Message Unit
A voice message generator is provided, which permits spoken-voice
messages to be generated under computer control, This capability supple-
ments the visual displays to provide caution and warning functions, as well
as to provide operational and experiment control cues to the crew.
The device contains a fixed vocabulary, which is stored in digital form in
the device memory. A basic vocabulary of 71 words is presently identified,
and capability for expansion to 256 words (or larger, if necessary) is.
provided. Individual words, or phrases consisting of up to four individual
words, may be selected under computer control. The selected message is
then electronically synthesized and output over the Space Station audio
system. The message may be broadcast throughout the station or routed to
individual locations as required. The normal form of output is a male-
register voice, but a female-register voice may be used if desired.
4. 1.2.4 Programmable Function Keyboard
Multifunction control input capability is provided in the form of program-
mable function keyboard (PFK). This device features a flat panel alpha-
numeric display screen upon which computer generated data may be written.
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These data are portioned into a series of discrete fields, each of which may
be used to identify (by name) a control function available to the operator.
The operator may then select and initiate actions by depressing the screen
in the area displaying the desired function name. This action will cause
momentary electr ical contact between a series of fine X - Y grid conductor s
imbedded in the screen. The contact location will be encoded and trans-
mitted to the computer, which will then take appropriate action as defined by
the computer software.
The displayed list of functions may be altered by the computer to suit the
requirements of the particular mission phase or operation being performed
at the time. Thus, the same device may be used to control checkout opera-
tions at one point in time and to operate an experiment at another. Operator
inputs to select des ired display lists may be made through a series of
program switches associated with the device.
An example of PFK utilization is described in some detail in Section 4. 2.4
of this report. That section also contains a description and illustration of
the deliverable breadboard console PFK, which is very similar to the one
described here. The primary difference in implementation is that the
breadboard utilizes discrete switches in place of the proposed X - Y grid
wires.
4. 1. 2. 5 Continuous Parameters Display
Alphanumeric readouts are used to continuously display selected parameters
that are considered critical to Space Station integrity, important to certain
mission phases, or to proviqe information of general interest. These
readouts are displayed on a flatpanel A IN unit and interface with the
computer thru the data bus.
4. 1. 2.6 Caution Displays
Display of caution level functions will not be via a matrix of individual
annunciators but by flat panel display, which indicates messages determined
by the multiprocessor. This display interfaces with the multiprocessor via
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the data bus and operates in a manner similar to the alphanumeric displays
described in the previous paragraph. The lower portion of the display will
permit storage of past caution alerts, and allow, recall capability of functions
that have not been corrected. In this manner, status of caution functions can
be determined by activating a switch to call up the message for uncorrected
caution conditions.
4. 1. 2. 7 Status Lights
Status lights are required to show subsystems, experiments, and operations
conditions. These monitors will be used to indicate active or passive condi-
tions, depict normal or alternate modes, provide positive control feedback
response, and in general indicate subsystem and experiment conditions.
4. 1. 2.8 Dedicated Displays and Controls
Several dedicated meters and other display devices are required for unique
and emergency and contingency conditions. It is expected these will be
utilized in the event of emergency response, power failure, and other contin-
gency conditions, as well as for subsystem and experiment support.
Rotary and toggle switches will be required to supplement the displays and
controls. These controls may be utilized for specific subsystem and
experiment functions, as well as for emergency and contingency capability.
Critical control functions and backup functions will be "hardwired" for
maximum reliability, while other switches will interface with the respective
controlling device through the data-bus / computer link.
4. 1. 2.9 Other Space Station Displays and Controls
Requirements exist for other display and control devices in the Space Station
that are not considered "state-of-art" and will not be duplicated in the D&C
breadboard. These include:
A. Warning matrix of dedicated illuminated annunciators
B. Microfilm viewer - The microfilm retrieval system utilizes video
distribution techniques and will be similar to the video monitor
equipment.
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C. Hand controller - Hand controller switch inputs will be similar to the
other switch inputs and the proportional control capability is handled
within the RDAU's for A-D conversion.
D. Analog slewing controls - same as above.
4.2 DISPLAY AND CONTROL BREADBOARD
IMPLEMENTATION
The D&C breadboard console is designed to incorporate functional equipment
which will operate in conjunction with a computer and the data bus to demon-
strate proposed Space Station control and display concepts. The breadboard
is implemented with commercial and off-the-shelf components to meet budg-
etary and scheduling limitations, but the equipment is representative in
function, if not in form, of flight hardware. The unit contains the following
items:
A. Multiformat CR T display
B. Voice message unit
C. Alphanumeric-video display
D. Programmable function keyboard
E. . Light emitting diode clock and timer displays
F. Dedicated lights and Me~ers
In addition to the above equipment, the breadboard contains a display inter-
face adapter (DIA), which provides the interface between the breadboard
equipment and the data bus terminal.
Table 4 - 8 lists Uie selected hardware by model number and manufacturer,
and Figure 4 -4 illustrates the console configuration.
The following sections provide a general description of the console devices
and their capabilities. More complete hardware and software descriptions,
operating instructions, and other detailed documentation will be supplied
at the time of hardware delivery.
289
Table 4-8
DISPLAYS AND CONTROLS BREADBOARD-
EQUIPMENT LIST
A. Multiformat Display Unit
IMLAC PDS-1
High-contrast and Resolution CR T
Display
Keyboard
Memory expansion to 8,000
Parallel interface expansion
Light pen
Cassette bulk storage
Control panel
B. Voice mes sage unit
ACI voice terminal model 3001-60 PA
(prototype)
60 to 80 words and phrases
Maximum of ten new vocabulary
words
C. Alphanumeric -video raster scan
display
Display controller -keyboard-
monitor
Character generator
External Synchronization, and
video insertion
Protected field capability
D. Programmable function keyboard
Keyboard switches
Display function array
Electronic and power supplies
E. LED display
Calendar c1ock-10 digits
Timer -4 digits
F. Dedicated components
o-to 5 -volt linear meter s - 4 typical
Status lights - 8 typical
Control switches 8 typical
G. Interface adapter unit
H. Console enclosure
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IMLAC Corporation
ACTRON Division of MDAC
Computer Communications,
Inc.
Conrac Corporation
Grass Valley Group, Inc.
MDAC
Burroughs Corporation
Electronic Research Co.
International Instruments
IBM
ENCOR Corporation
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4.2. 1 Multitormat Display
The device selected tor the multitormat CRT display is a PDS-l Computer
Display Unit, manufactured by IMLAC Corporation. The PDS-l includes a
CR T display screen, a keyboard, and a light pen for the operator interface,
and is capable of displaying both graphic and alphanumeric data, using
stroke writing techniques.
Display generation is controlled by a software program residing in a small
self-contained general purpose mini-computer. The mini-computer includes
an 8, 128 word memory unit, which is used to store a listing of the characters
and line segments that make up a given display presentation, and which also
contains a series of coded instructions that specifically define the sequential
CR T beam movements necessary to trace out each displayable character.
These codes control a separate special purpose Display Processor, which
converts the codes into beam deflection voltages. Thus, to display a given
character the minicomputer issues, an instruction to the display processor,
identifying the des ired character. The display proces sor then executes the
instruction, accessing core for the specific display codes associated with
that character. Operation of the display processor during execution of the
instruction is completely independent of the minicomputer, except that the
display processor steals memory cycles when accessing core. The mini-
computer in the meantime is free for other tasks, such as processing
keyboard data entries and data bus input/output operations. This method of
display generation provides tremendous flexibility in that the designs of
individual characters can be changed by software, and similarly, entire new
character sets and arbitrary symbols can be created. A standard software
package, called Symbol Form, is provided with the PDS-l to accomplish this.
The PDS-l interfaces with the data bus via the display interface adapter.
The interface transfers l6-bit parallel words on both input and output at a
nominal rate of 55,500 words per second (burst rate), which matches the
Data Bus Terminal input/output transfer rate. The maximum transfer rate
is approximately 100,000 words per second. It should be noted, however,
that all I/O transfers are restricted by the data bus design to blocks of
32 words maximum.
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Actual transfer rates and other I/O functions are under control of the
mini-processor software. Specifically, these functions are included in the
edit program, which is supplied with the PDS-l. This program also includes
the routines associated with processing of keyboard inputs and performing
text manipulations such as character insertion and deletion, and with conver-
sion of input data to the appropriate display instructions. All alphanumeric
data transfer s are in standard ASCII format.
Two pieces of accessory equipment are provided with the console to allow
control and programming of the minicomputer. The first is a small control
panel that allows manual entry of data to the computer and also allows
visual readout (via lights) of register and memory contents ~ This panel
is intended for use primarily as a maintenance aid. The second item is a
magnetic tape cassette storage unit for loading the core memory and for
storage of core contents as desired. Both the control panel and the cassette
unit are plug -connected and are normally disconnected and stored when not
in use.
Provision is also made for connection of a standard teletype console to the
minicomputer, although the teletype itself is not provided. This feature is
useful, however, as the teletype provides a convenient means of programing
the device. Of particular interest to the programmer are the standard
assembly programs that are supplied with the machine and which are
designed to operate with the teletype unit as an input/output device.
A summary of the PDS-l characteristics is shown in Table 4-9. Charac-
teristics of the miniprocessor are given in Table 4-10.
4.2.2 Alphanumeric/Video Display
The alphanumeric /video display system is capable of outputing alphanumeric
and vidicon type displays, either separately or in combination. The system
includes a display monitor, a display controller and keyboard, and video
sync and insertion equipment. Key features are summarizec1 in Table 4-11.
A block diagram of the system is shown in Figure 4-5.
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Table 4-9
SUMMARY OF PDS-l DISPLAY CHARACTERISTICS
CRT Specifications
Tube size
Phosphor
Spot diameter
Deflection method
Focus method
Brightness
Contrast ratio
Refresh rate
Display Method
Deflection type
Vector generation technique
Character generation technique
Display size (w x h)
Characters per line
Total displayable characters
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Description
14 - in. diagonal
P 39.
12-mil nominal, high-contrast,
high-resolution tube
Magnetic
Electrostatic
50 foot lamberts
20: 1, high-contrast tube
40 frames/sec, (60 frames
and 30 frames, optional)
Random scan - stroke write
8-bit bytes comprising character
subroutines are decoded by hard-
ware as display vector strokes;
dual D/A's per axis drive deflec-
tion amplifiers.
Character symbols are composed
of a series of software controlled
vector strokes. The electron
beam is turned on and off during
character drawings.
8 in. wide. 8 in. high
128 maximum with .horizontal tube
hardware. Software adjustable.
About 2,000, flicker -free, on an
8, 000 system at 40 frames per
sec, depending on character
complexity.
Table 4-9
SUMMARY OF PDS-l DISPLAY CHARACTERISTICS (Continued)
Display Method (Cont)
Character size: assuming
standard 80 char /line
adj ustments; different
sizes can be achieved at
other character densities.
Number of lines of characters
Fonts:
(Standard font is upper
and lower case 7 by 9 vector
stroke matrix)
Maximum Resolution
(in X and Y)
Input devices
Keyboard
Function and editing keys
Light pen
Graphics input capability
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Description
Programable; with standard text
and edit program, scale 1,
Upper case alpha 1/8 in. high.
40 standard; 64 maximum
Completely determined by
software routines; therefore, it
is possible to create and
display any special symbols.
1024 by 1024
addressable points
Similar to standard tele-
typewriter but completely
software oriented; the codes
generated by the keys can be
interpreted by software to
perform any function.
Standard, keyboard, software
programable.
Generates interrupt and stores
address
Standard from keyboard;
light pen and host
computer.
Table 4-10
PDS-l MINIPROCESSOR HIGHLIGHTS
FEATURE
MEMORY
Word size (bits)
Memory size (words)
Cycle time (j-Lsec)
Memory protect
Direct addressing (words)
Indirect addressing (words)
(set bit zero)
MPU
General purpose register s
Index registers
Immediate instructions
I/O (parallel)
I/O word size (bits)
Priority interrupt levels
I/O maximum word rate
OTHER FEATURES
Power fail/restart
Core protect
Read only memory bootstrap
(ROM)
DESCRIPTION
16
4-k standard; 32-k optional, by
4-k sections. Delivered system
will contain 8-k
2.0
Optional-by 2-k sections
2K
up to 32-k single level
1 + link bit for multiple precision
8 auto-index in locations
l08to 178 in each 2-k block of
memory
yes
16
1
100-k words without checking
standard
standard feature; special circuitry
prevents any modification in core
memory due to power interruption.
Thus, if display is on the screen
when power is lost, display will
reappear with restoration of power.
Included
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Table 4-11
ALPHANUMERIC /VIDEO DISPLAY FEATURES
ALPHANUMERIC DISPLAY
Baseline unit-Computer Communications, Inc., Model CC-30
MAJOR FEATURES
Character-graph generator
1024 words -9-bit random access core memory
Raster scan commercial TV compatible monitor
I/O for computer communications
Alphanumeric and control keyboard
Light pen
50,000 bits per second serial-transmission rate
OTHER FEATURES
l4-in. diagonal CRT
12- by 10-in. Screen Area
20 lines of 40 characters per line
5 x 7 dot matrix characters
Refresh rate 60 Hz
External sync capability
Video insertion/mixing
4.2.2. 1 Display Monitor
The display monitor is a standard Conrac 14-inch monochrome video
monitor capable of accepting a 525-line composite video signal or separate
video and sync. The monitor is a transistorized unit having high reliability
and low power dissipation. The video response is flat to 10 MHz arid
provides a CR T center resolution of up to 800 lines. Corner resolution is
600 lines. Front-panel controls, such as ON and OFF, horizontal and
vertical hold, brightness, and contrast, are enclosed under an access door.
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4.2.2.2 Display Processor and Keyboard
The alphanumeric information is generated by a Computer Communications
model CC-30 terminal, consisting of a CC-301 display controller and a
CC-303 Alphanumeric Keyboard. The controller is capable of receiving
ASCII coded data inputs from the data bus (via the DIA) or from the
keyboard, and of transmitting keyboard-entered data to the data bus (again
via the DIA). The data bus interface transfers are in the form of 8-bit
parallel words at a maximum rate of 500,000 words per second. Nominal
transfer rate is limited by the data bus terminal to approximately 125,000
words per second. Data input to the controller is stored in an internal
core memory that provides buffer storage and refresh capability. The
controller outputs data to the display monitor in standard 525-line video
form. External video sync is supplied by the video sync and insertion
equipment. The controller has two modes of operation: alphanumeric
and graphic.
In the alphanumeric mode, characters stored in the memory as ASCII codes
are displayed on the TV screen in a format of 20 lines of 40 characters
each. The memory locations whose contents are not displayed are acces-
sible to the computer and can be used for storage of such information as
terminal identification, accounting data, or for on-line diagnostic purposes.
This memory can also be used as a buffer area for communication between
the co~puter and any of the optional input/ output devices under the control
of a cursor (entry marker), which always indicates the location of the next
memory access. The cursor appears on the screen as a horizontal under-
line and marks the position that the next character will occupy upon entry
into memory (from either the computer or a local input/ output device). As
characters are transmitted into or out of memory, the cursor is auto-
matically advanced to the next sequential character position, including
advancement to the beginning of a new line when necessary. The cursor
symbol, since it occupies the display area below the character, can be
moved freely about the screen without erasing or disturbing displayed
characters. The contents of memory are continuously displayed and can
be transmitted at any time to a computer or optional local output device by
either operator or computer command. The transmission does not destroy
the contents of memory.
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In the graphic mode, data are displayed by means of a lOB-by 85 matrix of
dots. Each dot is uniquely represented by a single bit in the first 1,020 words
words of memory. One nine-bit memory word corresponds to nine successive
dot positions on a horizontal scan line.
The capabilities of the display processor may be expanded through the addi-
tion of optional equipment. The available options include a light pen, card
reader, line printer, teletypewriter, and telephone coupler. An option is
also available to allow the generation of displayed information in up to four
intermixed colors (green, red, blue, and yellow).
4.2.2.3 Video Insertion
Capability for mixing computer-generated alphanumeric data and external
video is provided by a Grass Valley Group, Inc., insertion keyer and
syncronous generator. This allows an external video signal, such as from a
vidicon camera, video recorder, or flying spot scanner. to be mixed with
the character information in such a way that the characters appear on the
display monitor superimposed over the video picture. It is also possible to
display either the external video or the alphanumeric information without
mixing. The syncronous generator provides the video sync signal neces sary
to synchronize the external video source, the display controller, and the
monitor.
4.2.3 Voice Message Generator
A voice message generator (voice terminal equipment) designed and built
by Actron Industries (a division of MDAC) is furnished as part of the display
and control breadboard for use as an integral part of the caution and warning
system as well as for general mission operations and experiment interaction.
This device provides a direct computer-to-man voice communications link
.
through the audio system, using a digitally controlled voice synthesizer.
Table 4 -12 summarizes the device characteristics.
The voice terminal equipment (VTE) is a solid- state voice synthesizer
having a digitally stored vocabulary which generates clear. distinct
voice signals on command by digital codes. The digital code selects a
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Table 4-12
VOICE MESSAGE GENERATOR CHARACTERISTICS
Functions
A. Provides advisory and alerting information
B. Identifies status and malfunction notification
C. Reduces visual task loading -incorporates auditory sense
D. Permits unmanned control center operation
E. Supplement/back-up for monitors and displays
F. Direct machine to man communications
Features
A. Digital-stored and addressed vocabulary
B. All solid state
C. 60 words and phases of vocabulary via ROM memory
D. Modular expansion and change of vocabulary via ROM memory
E. Rapid and inexpensive vocabulary change or augmentation
F. 8-bit addressing code
G. Greatly improved reliability
particular message or individual message or individual word from the stored
vocabulary contained within the voice indicator. The vocabulary is stored
in read~onlymemory (ROM) arrays, which permit rapid and inexpensive
change or augmentation of vocabularies.
The voice terminal equipment contains control logic and mounting provisions
for 16 ROM arrays, containing a total of about 48,000 bits of storage. This
represents 71 spoken English words, which may be stored in any combination
of individually selectable words or short mes sages containing two to five
words. Any word or message is selected by an 8-bit address code. Thus,
the computer may compos e mes sages by a sequence of 8 - bit codes, which
select the desired words or may address a fixed message by a single 8-bit
code. These two modes may be mixed in any way. Table 4-13 lists the
selected vocabulary.
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Table 4-13
VOICE TERMINAL VOCAB ULARY LIST
I. One 25. Propulsion 49. Under
2. Two 26. Power 50. Over
3. Three 27. Secondary 51. Valve
4. Four 28. System 52. Voltage
5. Five 29. Warning 53. Malfunction
6. Six 30. Caution 54. Stabilization
7. Seven 31. Alignment 55. Guidance
8. Eight 32 0 Auto 560 Life Support
9. Niner 330 Computer 570 Fire
10. Zero 34. Crew 580 Atmosphere
II. AC 35 0 Emergency 590 Error
12. Battery 36. Go 60. Experiment event
13. Bus 37. Hold 61. Monitor
14. Cabin 380 Leak 620 Interrupt
15. CO2 39. Limit 63. Ready
16. Communication 400 Mode 64. Active
17. DC 41. Overload 65. Channel
18. Display 420 Override 66. Request
19. High 43. Range 67. Data
20. Low 44. Rate 680 Return to control center
21. Multiple 45 0 Select 690 Enter data
22. Oxygen 460 Sequence 70. 10 seconds
23. Pressure 470 Tank 71. DC power bus failure
24. Primary 480 Temperature
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Provisions are included in the VTE to permit changing from male voice
register to female voice register without changing word length or the 8-bit
addressing code. This capability is achieved by a control switch located on
the VTE chassis.
Independent control of speaking rate is provided so that the rate of speech
delivery can be varied within the limits of intelligibility without changing
pitch. This capability is achieved by use of a chassis mounted control
switch. One switch position is for normal synthesized voice and the other
position allows manual adjustment capability. Adjustment range is from
one-half normal rate to twice normal rate.
Peak output signal from the voice synthesizer is 5 milliwatts (+6 dBm) into
a 150-to 600-ohm balanced load. Frequency range of the voice signal is
75 to 5, 000 Hz. A loudspeaker is supplied in a separate enclosure to allow
flexibility of placement. Capability for mixing an externally generated audio
signal into the loudspeaker is als 0 provided. A separate volume control for
this external signal is provided to allow independent adjustment. The exter-
nal audio input signal input will accept a peak input level of 5 milliwatts
(+6 dBm) into a 150- to 600-ohm balanced load.
The voice terminal is designed to accommodate increased vocabulary size
up to 256 words and additional independent voice synthesi zers sharing a
common me s sage storage. Expanded vocabulary is provided by addition of
modules (single plug-in board), each containing up to 16 plug-in memory cells.
cells. Capability is provided for rapidly changing the existing vocabulary to
a new vocabulary or new words by changing plug-in module boards or indivi-
dual plug-in memory cells.
4.2.4 Prog rammable Function Keyboard
The programable function keyboard is designed and built by MDAC, utilizing
a Burroughs Corporation 256-character "self-scan" panel display and
pushbutton selection swit.ches. Figure 4 - 6 shows the PFK configuration, and
Table 4-14 lists the major characteristics.
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Table 4-14
PROGRAMMABLE FUNCTION KEYBOARD
MAJOR CHARACTERISTICS
Functions
A. Provides man-machine communications link
B. Dictionary of address codes not required
C. Buildup addres s codes via sequential selection process
D. Primary computer input device
E. Operational simplicity
F. CRT provides buildup history and status
Features
A. Computer generated variable nomenclature
B. Eight selectable listings
C. Flat panel display panel
D. Function keys for controlling and indicating sequence level
E. Interactive with other input devices.
Display Unit Characteristics
Character Capacity:
Text format:
Row spacing:
Column separation:
Character form:
Character size:
Center -to-center dot spac ing:
Viewing area:
Brightness:
Contrast ratio:
Color:
Viewing angle:
Memory access:
Scanning rate:
256
Eight rows, 32 characters per row
Three blank dot rows
Two blank dot columns
5 x 7 dot matrix
0.20-in. wide, 0.28 in. high
0.040 in.
9. 18 in wide, 3.38 in. high
50 ft lamberts
20: 1
Neon red orange
100 minimum degrees.
1. 75 sec
85 Hz.
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4.2.4.1 Display Unit
The Burroughs panel display of 256 characters has an array of eight rows
with 32 characters per row. This array is subdivided into eight nOlnen-
clature groups, each containing two lines of nomenclature with a capacity of
15 characters per line. These eight groups allow for display of up to eight
parameter s per display frame. Each character is displayed in a 5 by 7 dot
matrix. Characters within the same register are separated by two dot
columns, and adjacent registers are separated by three dot rows. The panel
is 222 dot columns long, with dots located on O. 040-in. center -to-center
spacing.
The subsystem is capable of displaying a 64-character repertoire represen-
ted by a six-bit code, using a modified USASCII code structure. The unit
consists of the following major functional blocks: an MOS character genera-
tor, and MOS random access memory (RAM), dot pattern storage buffers
and demultiplex circuitry, timing and mode control. and anode and cathode
drive electronics required to drive the paneL
4.2.4. 2 Pushbutton Selection Switches
Associated with the display are a series of function select and program
select illuminated pushbutton switches. The eight function select switches
correspond to the eight programmable nomenclature groups and allow the
operator to pick one parameter from the group of eight displayed possibil-
ities. The program select switches allow the operator to initiate th~
selection sequence, advance or backup in the selection process, add
additional input data from the A/N keyboard, and control overall PFK
operation. The actual functions of the program select switches are control-
led by the central DMS computer software and may be tailored to fit various
operating concepts. The following is the suggested implementation, based
upon results of the Astronaut Computer Communication Study (NAS 8-2501),
performed for MSFC by MDAC.
A. Category Select-This switch initiates PFK operation by causing the
computer to display the top level listing of functions, from which
the operator may select by pressing the appropriate display select
switch. (If the category or any lower level listing contains more
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than eight entries, the second and subsequent activations of the
Category Select switch will call up the remainder of the list in
groups of eight. )
B. Function Select These switches allow the operator to
C. Subfunction Select advance or back up through the selec-
D. Procedure Select tion sequence as desired. Each
E. Parameter Select causes progres sively lower levels of
options to be displayed.
F. Operator Input-This switch conditions the computer to accept addi-
tional data via one of the alphanumeric keyboards.
G. Enter -Operation of this switch notifies the computer to read data
entered via the alphanumeric keyboard.
H. Execute - This switch causes the computer to execute an instruction
that has been "built Up" through successive keyboard operations.
1. Clear-This switch is used to "erasell previously entered but
unexecuted instructions, such as to clear error s.
4.2.4.3 PFK Operation
Typical use of the PFK as an input device in instructing the computer to
perform a function is described in this section. Parameters, such as
supporting software, discrete levels of selection capability, and number of
displayable groups, are intended to be evaluated during the course of
developing the PFK concept, using the display and control breadboard.
Usage of the device may indicate changes are required from the baseline
approach described below.
Figure 4-7 shows pictorially a hypothetical case where the operator wishes
to align a telescope in the intermediate ultra-violet experiment package to a
new set of target coordinates.
Initialization of the PFK is accomplished by pressing the Category Select
pushbutton, which requests from the host computer the top-level listing
of mission functions; i. e., mission control, flight control, subsystems, and
experiment program. The operator will select from this listing the
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appropriate group (in this case experiment program), and the computer will
provide a new display listing of options at the next lower level. Associated
with this selection (and each subsequent selection), the selected level push-
button will become illuminated to advise the operator of the level at which
he is working. Also, a CR T display may be used in conjunction with the
selection process to indicate level and actual selected choice to provide
cues for the operator and to allow him to verify proper computer interpre-
tation of his inputs.
The second listing will list the major experiment classes, i. e., astronomy,
phys ic s, communications and navigation, technology, life sciences, earth
surveys, and material sc iences. Selecting the astronomy category identifies
to the host computer the next lower level program required and the display
associated with this level will be displayed. In a similar manner the
operator make selections to select the desired experiment (intermediate
ultra-violet) and procedure (point) and with the A/N keyboard types in the
new elevation and azimuth coordinate. Depressing the Enter and Execute
pushbuttons will activate the computer to direct the telescope to these new
coordinates.
Although obviously les s direct than a dedicated pointing control for the
experiment, such a control method does permit use of a relatively simple
device .to perform a wide variety of functions, thereby reducing substantially
the volume and complexity of the total display and control equipment and
providing a high degree of capability to accommodate changes.
4.2.5 Dedicated Displays and Controls
Dedicated display and control devices are supplied that interface with the
computer and data bus for control and monitoring of specific functions.
These dedicated devices include:
A. Light emitting diode (LED) clock and timer
B. Status light array
C. Panel meters
D. Toggle switches
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4.2.5.1 Clock and Timer
A digital calendar clock and a digital timer manufactured by Electronic
Research Corporation were selected because they have LED digital readouts.
These units were the only functional devices available at the time that used
state-of-art display techniques.
The digital calendar clock is a general purpose system clock for displaying
real-time accumulation for a full year time period. The display reads out
day-of-year on a I to 365 numerical basis plus time of day in a 23-hour,
59-minute, 59-second manner. A front panel switch is provided to select
365 to 366 days per year, and the appropriate position may be selected at
any time prior to the end of that year. The clock utilizes the 60-hz power line
line frequenc y as the count time base. Front-panel controls provide for
presetting the digits by a SET /RUN switch. Placing the switch to the SET
position resets the seconds digits to zero and enables the pushbutton
switches associated with each of the other display digits. Depressing the
pushbutton switches allows the selected digit to advance at a rate of 1 count/
sec until the desired number is attained. Returning the switch to the RUN
position starts the clock counting from the preset state. External inputs
for run/hold and reset to zero are provided through the data bus interface.
These commands are effected by providing external inputs to logic "011
(ground). Placing the run/hold input to logic 110 11 forces the clock into a
hold status with the readout remaining at its present position. Releasing the
input to logic" I" enables the clock to continue counting, thus providing for
clock synchronization with other standards or clocks. A I-pulse / sec output
is provided from the clock for use as the input count source for the digital
timer.
The digital timer is a four -digit accumulator that can count up or count down
from a preset condition. The reverse counting sequence when counting down
through zero is 003, 002, 001, 000, -001, -002, -003, etc. Computer-
controlled presetting of the count may be accomplished by a BCD code via
the data bus interface. Front-panel pushbutton switches for start, stop,
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and reset are provided for manual controL Remote start, stop, reset, and
count direction capability is provided by the data bus interface. The timer
will count at a 1 / sec rate from the signal source provided by the calendar
clock.
4. 2. 5. 2 Status Lights
A status light assembly of the type used on the Skylab Program (MDAC
Specification No. lB69937) will be supplied. This assembly consists of ten
individual annunciators combined into an array. The individual legends for
each annunciator are replaceable at field leveL The annunciators interface
with the data bus via lamp driver circuits and logic in the display interface
adapter.
4.2.5.3 Dedicated Meters
Four meter s will be provided on the display and control breadboard to
display specific dedicated analog parameters. These units interface with
the data bus through the display interface adapter (DIAl. which provides
digital to analog conversion and drive electronics for the meter movements.
The meters are built by International Instruments, Inc., and have replace-
able meter scale inserts so that scales can be assigned or changed at a later
date when assigned parameters are known. The labeling for nomenclature
on these panel meters are also changeable and replaceable in the field.
4.2.5.4 Dedicated Controls
Eight panel-mounted toggle switches are provided to simulate Space Station
dedicated controls. These switches interface with the data bus through the
DIA, which encodes the contact closures and assigns the proper address
code to identify the switch that is activated. Both maintained and momentary
contact switches will be provided to simulate typical subsystem discrete
inputs and commands.
4. 2. 6 Display Interface Adapter
The display interface adapter (DIA) supplied by IBM provides the interface
between the data bus terminal (DBT) and the console control and display
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equipment. The unit receives, serial data and a clock signal at 1 megabit
per second from the DBT and converts the data to parallel form for input to
the display devices. In the reverse direction, the DIA receives data in
parallel form from the console equipment and converts it to serial form for
output to the DB T .
Data inputs from the DBT are in the form of a command word (data bus
"B" word), followed in some cases by up to 32 data words of 16 bits (plus
a lead bit and a parity bit) each. The DIA decodes the command word to
determine which console device the command is addressed to and to
determine the requested function (i. e., read or write), and it then proceeds
to execute the command. The DIA logic provides the "hand-shaking"
necessary to verify that the proper conditions for transfer exist, and it
provides buffering where required to achieve compatibility between the DBT
input/ output rate and the console device data rate. The DIA also detects
certain classes of errors in the data, such as format and parity errors.
Flag bits indicating the detection of these errors are stored in an internal
status register along with other status information, and may be read out via
the data bus under computer control.
A block diagram of the DIA logic is shown in Figure 4-8. A detailed design
spec ification for the unit is contained in Appendix D of this document.
4.2.7 Self-Test Features
The display and control console contains several self-test features that are
designed to simplify functional testing and troubleshooting of the assembly.
These are described in the following sections.
4.2.7.1 Lamp Test
A Lamp Test switch is provided on the front panel. Activation of this switch
energizes the lamp driver circuits in the DIA and lights all indicator lamps
and illuminated pushbutton switches simultaneously.
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Figure 4-8. Display Interface Adapter Block Diagram
313
/4.2.7.2 Voice Message Generator Self-Test
The voice message generator unit has the capability to sequentially step
thr ough its vocabulary upon activation of a test switch. In the event a
message code is received while the unit is cycling through the vocabulary,
a priority interrupt condition shall cause the test cycle to stop, permitting
the required message to be generated. After completion of this required
message, manual activation is required for re-initiation of the test cycle.
The test switch shall be a multiposition switch. One switch position causes
the unit to automatically sequence through the complete vocabulary, and the
other permits manually stepping through the vocabulary one word at a time.
4.2.7.3 Alphanumeric Display Self Test
The CC - 30 1 display controller is equipped with a Test/No"rmal switch, which
when in the Test position, causes test data patterns to appear on the display
screen. These consist of a unique pattern of alphanumeric characters if
the manual Graph/Alpha switch is in the Alpha position, and a pattern of
dots if the switch is in the Graph position.
4.2.7.4 PDS-l Self-Test
The PDS-l keyboard, processor logic, and CR T can readily be tested by
simple keyboard operations that exercise the machine through random or
preplanned routines. Various standard diagnostic and demonstration soft-
ware programs are also available, including memory test routines.
4.2.7.5 Console Self- Test
Provision has been made in the DIA to allow the PDS-l minicomputer to
serve as a test data generator for exercising and testing the other console
displays. Through appropriate programming of the PDS-l computer, test
messages can 'be output to perform the following functions.
A. Individually light each of the discrete indicator lamps and lighted
push-button switches.
B. Provide varied outputs to drive the analog meters.
C. Output test messages to the alphanumeric CRT.
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D. Display test mes sages on the alphanumeric portion of the
programmable function keyboard.
E. Generate voice message outputs from the voice synthesizer.
F. Start and stop the LED clock display.
G. Preset, start, stop, and reset the LED event-timer display.
In addition, it is possible to create typical display presentations on the
PDS-l CRT, including both alphanumeric and graphic information and
providing capability for testing the light pen.
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Section 5
COMMUNICATIONS
This section desc ribes the Ku- band communications equipment, which is
deliverable under the IMS special emphasis task. The equipment includes
an exciter, developed by Collins Radio, and a power amplifier manufactured
by Hughes Airc raft Company.
5.1 KU-BAND EXCITER
The K u - band excite r is a completely solid- state unit, ope rating at a
frequency of 14.500 GHz, at an output power level continuously adjustable
between 5 and 50 Mw. The unit is constructed to permit mounting in a
standard 19 -inch relay rack.
5.1.1 System Description
The exciter consists of a modulation amplifier, a 2 GHz FM oscillator, a
2 GHz amplifier, an AFC unit, an AFC reference unit, a test coupler, three
frequency doublers, a transmit filter, and load isolators.
Five separate modulation inputs are provided with level controls on each
input. These inputs consist of TV video (41. 25 to 47.25 MHz), digital
modern data (up to 10 Mbps), experiment data (up to 10 Mbps), baseband
\"ideo data (up to 10 MHz), and a voice input (200 to 3500 Hz).
5. 1.2 Principles of Operation
The following circuit description covers the Ku-Band exciter. Detail circuit
descriptions of the individual modules are provided in the module informa-
tion section.
5.1.2.1 Transmitter
Refer to the simplified block diagram in Figure 5-1 for the following dis-
cussion of the exciter.
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5.1. 2. 2 Modulation Amplifier
The modulation amplifier amplifies the baseband input signal to the drive
level necessary to modulate the microwave oscillator. Signals are applied
through the control panel to the inputs of the broadband microwave modu-
lation amplifier. The signals contain voice, data, or video information.
The two isolated baseband inputs are combined in an emitter follower and
connected to a three - stage output amplifier. An output level control sets
the gain of the amplifier, and an isolated (30 dB) test jack is provided to
monitor the output level.
5.1. 2. 3 2-GHz Oscillator
The 2 GHz oscillator gene rates the 2 GHz fundamental frequency of the
mic rowave transmitter and uses only one active element, a coaxial transis-
tor driving the center conductor of a coaxial cavity resonator. This FM
signal is amplified in power by the power amplifier and multiplied up to the
assigned transmitter frequency by the three frequency doublers. The base-
band signal from the modulation amplifier is capacitively coupled to the
oscillator by a varaetor diode probe, which permits linear deviation of the
oscillator to produce an FM output signal from the osicllator. The cavity
oscillator with AFC has a frequency stability of O. 0005 percent or 42 KHz
from _30 0 to 50 0 c.
5. 1. 2.4 Load Isolators
The 40 dB load isolator is a coaxial ferrite device that isolates the cavity
oscillator from the effects of mismatching in the input impedance of the
power amplifier. The isolator has a forward attenuation of less than O. 5
dB and a reverse attenuation of 40 dB. The 20 dB load isolators are similar
except the reverse attenuation is 20 dB.
5. 1.2. 5 Power Amplifier
The power amplifier raises the power level of the modulated oscillator signal
enough to overcome the component insertion losses and produce an output of
the transmitter subsystem of approximately 50 mw. There are three active
elements in the power amplifier;, a transistor driver amplifier and two par-
allel transistor power amplifiers. The output of the driver amplifier is split
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by a power divider to drive the parallel transistor amplifiers.
of the parallel amplifiers is added through a power combiner to
nominal 5 watt output from O. 5 watt input.
The output
produce a
5.1. 2. 6 Coaxial Test Coupler
The coaxial test coupler provides a sample of the transmitted power to the
afc reference unit and a transmit power test jack. Each connector is iso-
lated 30 dB from the through signaL The sample signal to the AFC reference
unit is approximately 5 milliwatts.
5. 1.2.7 Frequency Doublers
The frequency doublers are used to multiply (X8) the 2 GHz frequency from
the basic oscillator to the desired 14.50 GHz transmitter frequency. The
frequency doublers contain an input impedance matching network and a filter
to select the desired input frequency, varactor diodes, and an output filter
with an impedance matching network. The output filter allows only the
desired band of frequencies (second harmonic of the input frequency) to pass
through to the output connector.
5.1. 2. 8 Transition Isolator
The 20 dB transition isolator provides a coaxial to waveguide transition to
convert the transmitted signal from a coaxial transmission path to a wave-
guide transmission path. It also provides a load isolator as a waveguide
ferrite device that isolates the doubler from changes or effects of mis -
matching in the waveguide transmis sion line. The isolator has a forward
attenuation of les s than O. 5 dB and a revers e attenuation of 20 dB.
5.1.2.9 PowerDetector
The power detector is used to determine the relative transmitted power as
indicated on the meter in the subsystem control unit and also provides an RF
test jack so that the transmit power can be measured at this point.
5.1. 2.10 Transmitter Filter
The transmitter filter is a three-cell, rectangular-cavity filter constructed
in a section of waveguide. The cells are separated by circular coupling
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lrlSeS, and a tuning screw is mounted in each cavity section. These tuning
screws make the proper tuning of the filter over its frequency range possible.
Because the basic filter is designed at a frequency slightly higher than the
highest usable frequency, inserting the screws increases the capacity load-
ing, thereby tuning the filter to a lower frequency.
5. 1. 2. 11 AFC System
Automatic frequency control is used to stabilize the FM oscillator's long-
term (at rest) frequency while still permitting the oscillator to be deviated
by a modulating signal. It protects against temperature variations, compo-
nent aging, and power-supply-induced changes by comparing the frequency
of the transmitted signal to the frequency of a crystal-controlled oscillator.
Any difference from this comparison is used as a control voltage to correct
the frequency of the fm oscillator. The AFC reference unit and AFC unit
provide the automatic frequency control functions for the transmitter.
AFC Reference Unit
The AFC reference unit contains an oscillator and multiplier circuit, which
produce a reference frequency that is 70 MHz below the transmitter fre-
quency. The reference frequency is mixed with the sampled transmitter
frequency in a microstrip mixer to produce a 70 MHz difference frequency.
AFC Unit
The AFC unit receives the 70 MHz signal from the AFC reference unit. This
signal is then limited, discriminated, and supplied to a baseband amplifier.
The baseband output is used for linearity adjustments. setting system devi-
ation, modulation presence, and transmitter frequency sensing. The 70 MHz
signal is also applied to a 64: 1 divider to produce a 1. 09375 MHz signal. A
crystal-controlled reference oscillator generates a 1. 09375 MHz signaL
Both 1.09375 MHz signals are supplied to 65000: 1 dividers, and the resultant
16.8 Hz signals are connected to a phase detector to develop a dc error vol-
tage. The 1.09375 MHz signals are reduced to 16.8 Hz so that one cycle,
with modulation, will not exceed the range of the phase detector.
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5.1. 2.12 Power Supply
The power supply subsystem consists of two basic units, the 115 vac to
28 vdc power converter and the dc-to-dc power converter. The system is
constructed to pe rmit operation from eithe r 115 vac, 60 Hz, single-phase
power or a dc voltage of 28 ± 4 vdc (with negative ground). This system
provides the operating voltages for the exciter. Two regulated outputs (to
5 percent) supply -20 volts and +24 volts to operate all modules in the
exciter.
5. 1. 2. 13 Subsystem Control Unit
The sybsystem control unit is used to monitor, test, and adjust the trans-
mitte r / receive r subsystem. The unit provides the following mete r functions:
A. Transmitter deviation
B. Transmitter power output (relative)
C. Transmitter frequency (relative)
A toggle switch in the control unit connects the transmitter afc correction
voltage to the afc probe of the transmit oscillator. This switch is used to
check AFC pull-in and to disconnect the AFC control loop when checking the
receiver deviation.
5.1. 2.14 Patch Panel (Jackfield)
The j ackfield is used to connect signals into and out of the subsystems.
BNC coaxial connectors provide input (Xmt 1 and Xmt 2) connections. Each
input and output has a 30 dB isolated test point (BNC) for maintenance and
testing. The transmitter AFC baseband output (XMT SNSR), which is used
for setting the transmitter deviation, is also connected to the jackfield.
5.1. 2.15 Subcarrier Modulator
The subcarrier modulator operates at an output frequency of 4. 5 MHz.
This subcarrier is frequency-modulated by the external voice or the internal
TV voice signal. The frequency modulated 4. 5 MHz subcarrier frequency
deviates the 14.500 GHz carrier.
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5.1. 2.16 TV Demodulator
This unit demodulates the TV IF signal (41. 25 to 47.25 MHz) into a
video and an audio signal. The audio is used to frequency deviate the
4.5 MHz subcarrier, which is then combined with the video. The combined
signals are then used to frequency deviate the main carrier.
5.1. 2. 17 Control and Indicator Panel
This assembly contains input and output connections and controls, which are
pertinent to the operation of the system. Individual inputs are provided for
each of five modulation signals, and controls (attenuators) are provided for
each input. Controls and connections are provided to turn the unit on, either
locally or remotely, and to completely disconnect it from the power line.
Indicators are provided to determine the status of the controls and the unit.
5.1.3 Performance Characteristics
5. 1. 3. 1 Electrical Performance
Operating Frequency
The exciter operates at a nominal frequency of 14. 5 GHz with an instability
of not more than ±O. 01 percent from the assigned frequency.
RF Power Output
RF output power is not less than 5 or not more than 50 milliwatts into a
50 ohm load with a VSWR of 2 to 1 (or less) at any phase angle. The power
output is continuously adjustable over the above range.
Output Impedance
Nominal output impedance of the exciter is 50 ohms.
Carrier Deviation
The exciter provides a frequency-modulated carrier having the following
peak deviations for the signals listed under Signal Inputs.
A. Television- 5 MHz ± 10 percent
B. Baseband- 5 MHz ± 10 percent
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C. Digital modem data-4 MHz ± 10 percent
D. Experiment data-4 MHz ± 10 percent
E. An internally generated 4. 5 MHz subcarrier frequency frequency-
deviates the carrier 400 kHz ± 10 percent peak.
Signal Inputs
The exciter is capable of accepting the following signal inputs and of pro-
viding for the carrier deviations specified under Carrier Deviation.
A. A commercial television receiver IF signal (41. 25 to 47.25 MHz).
The minimum input level will be 0.5 volt peak. The input imped-
anc e of this po rt is nominally 75 ohms.
B. A baseband containing frequencies up to 10.0 MHz. The minimum
input level is O. 5 volt peak. The nominal input impedance of this
port is 75 ohms.
C. A serial digital data stream at rates up to 10 Mbps. The required
input logic conditions are as follows:
Logic "I" - Greate r than 2.4 volts at O. 5 rna load current to
ground or 120 microamperes to a positive supply.
Logic "0" - Less than 0.4 volt with a sink of 5 rna (or lower)
load current.
D. A data stream of experimental data at rates up to 10 Mbps. The
nominal input impedance is 75 ohms. Logic levels are as follows:
Logic "l" - 5 ± O. 5 volts
Logic "0" - 0 ± 0.4 volt
E. An audio signal containing frequencies between 200 and 3500 Hz
shall frequency deviate the 4.5 MHz subcarrier 20 kHz ± 10 per-
cent peak. The required audio input level is 0 dbm. The nominal
input impedance is 600 ohms balanced.
Linearity
The exciter has a nonlinearity of NMT ± 1. 0 percent for sine-wave modu-
lation inputs up to 10 MHz and deviations up to 16 MHz peak.
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Control Inputs
The exciter is capable of being controlled by the controls listed below:
A. Primary power - ON/Off
B. 4. 5 MHz subcarrier - ON/Off
The control input signal has the following characteristics:
A. "On" state - 5 ± O. 5 vdc into a 1000 -ohm load.
B. "Off" state - a ± 0.4 vdc.
C. Risetime - Less than, or equal to, 1 millisecond.
D. Short-circuit current limited to 10 rna maximum.
Monitor Outputs
The exciter provides the following monitor outputs to a remote data acqui-
sition unit (RDAU). Digital voltages are 0 or 5 volts and analog voltages will
be 0 to 5 volts, normalized. The nominal load impedance for these outputs
is 1000 ohms.
A. Primary power - ON/OFF (bi1evel)
B. RF power output - (analog)
C. Modulation input present - (bilevel)
D. Modulation output - present - (bilevel)
E. 4. 5-MHz subcarrier - ON/OFF (bilevel)
Spurious Response
Spurious frequencies and harmonics above 1 GHz are attenuated at least
60 db, and thos e below 1 GHz are attenuated at least 50 db.
Duty Cycle
The exciter is capable of continuous operation.
Input Power
The exciter may be operated from either 115 volt, 60 Hz, single-phase
primary power or +28 vdc primary power. Indicators on the front panel
indicate which power source is present. The unit requires NMT 100 watts.
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5. 1. 3.2 Mechanical Design and Construction
The mechanical design and construction is as outlined in the following
paragraphs:
Packaging
The exciter is packaged as a single unit in a configuration that permits
installation in a standard 19-inch relay rack.
Control, Indicator, and Connector Locations
The following controls, indicators, and connectors are provided on the
exte rior of the unit.
A. A master power switch for either the 28 vdc or 115 vac primary
power. A visual indication is present, which indicates when and
which primary power is present.
B. A pushbutton exciter power ON/OFF switch and a visual indication
on the front panel. The unit may be turned on locally or by remote
control.
C. A push-button 4. 5 MHz subcarrier ON/OFF switch with a visual
indication on the front panel. The subcarrier may be controlled
locally or by remote control.
D. The RF output connector is located at the rear of the unit. The
output connector is WR62 (RG 91/ U) waveguide with a cover
flange.
E. Separate connectors are provided on the front panel for each of the
signal inputs. All of these except the voice-input connector are
coaxial BNC. The external voice input connector is a Cannon
Electric XLR-3-3l, 3 contact socket.
F. Visual indicators, located on the front panel, are provided for the
pres ence of modulation at both input and output, and the status of
the 4.5 MHz subcarrier.
G. A variable attenuator with 20 dB minimum range is provided on the
front panel for each of the signal inputs.
H. The power connectors for 28 vdc or 115 vac are located at the rear
of the unit.
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1. Control inputs and monitors output are located in one connector at
the rear of the unit. This connector is a Bendix-type PT02A-l6- 26P
connector with 26 pins.
Thermal Dis sipation
The exciter operates without the necessity for external coolant, in an
ambient of +75 ± 25 0 F.
5.1.4 Detailed Subassembly Descriptions
The electrical characte ristics and a desc ription of the function and operation
of the subassemblies that compose the Ku -Band exciter are desc ribed in this
section.
5.1. 4.1 Power Supply Subassembly
Purpose of Subassembly
The power supply subassembly consists of two basic units: (1) a 115 vac,
single-phase, 60 Hz to 28 vdc converter. and (2) a dc-to-dc converter.
This subsystem is used to provide the -20 and +24 volts from eithe r a
115 vac source or a 28 vdc source (negative ground).
Su bas sembIy De scription
115-VAC to 28-VDC Power Converter-This unit is a Lambda model
LM-CC-28 solid state, modular supply. The unit is 4-15/16 by 4-15/16 by
9-3/8 inches and is mounted in the control and indicator assembly at the
bottom of the exciter. The electrical characteristics are as follows:
Fixed voltage range (vdc)
Maximum amps at 40 0 C
71 0 C
Ripple (mV RMS)
28 ±5 percent
3.5
2.8
1.0
DC -to-DC Power Converter - The unit is a transistorized, etched-circuit
module with a sheet-metal cover, and is mounted within the RF subsystem
cabinet. Unit dimensions are 7 by 10-1/2 by 1-3/4 inches. The electrical
characteristics are listed in Table 5-1.
327
Table 5-1
POWER CONVERTER CHARACTERISTICS
Input voltag e
20 to 56 dc (either pin can be connected to chassis ground)
Input ripple:
250 millivolts, maximum
Output voltage and current:
20 volts dc at 2 amperes
24 volts dc at 2 amperes
(Either output can. be grounded to meet system requirements.)
Regulation:
±2 pe rcent, no load to 0.05 ampere
±5 percent, 0.05 ampere to full load
Output ripple and spikes:
Less than 10 millivolts
Short circuit protection:
Either output can be shorted for 30 seconds
(automatic recove ry).
Undervoltage protection:
Unit shuts off when source drops below 18 volts
(automatic recove ry).
Overvoltage protection:
Unit shuts off if 24 volt output exceeds 29 volts, or if 20 volt output
exceed 24 volts. (Source voltage must be removed fo r recovery. )
Circuit Des c ription
The power supply subsystem in this unit provides for operation from either
a 115 vac source or a dc input at any voltage between 20 and 56 volts. The
system requires that the minus (-) dc voltage be system (chassis) ground.
The 115 vac power input is converted to 28 vdc by the 115 vac to 28 vdc
power converter. The output is used to feed the dc-to-dc converter. If a
dc voltage is used as a primary power source, it is fed directly to the
dc-to-dc converter through blocking diodes.
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The dc-to-dc converter is used to supply operating voltages for a transmitter
su bs ystem. The unit operates from any input between 20 and 56 vdc (without
strapping) and provides outputs of 20 and 24 dc.
The input dc voltage is converted in the power supply to an alternating volt-
age that is rectified and filtered to furnish two dc output voltages. The
average dc level of the alternating voltage is controlled, so regardless of
input voltage level (within operating limits), the output voltages remain
constant.
5.1.4.2 2 GHz Amplifier Subassembly
Purpose of Subassembly
The 2 GHz amplifier is used with a microwave transmitter to raise the FM
oscillator output to a nominal 5 watt level. An external voltage-adjust
as sembly controls the amplifier output. The output is normally monitored
at the test coupler during in-service power and frequency checks.
Subassembly Description
The unit is a solid-state assembly in a hermetically sealed aluminum box.
The unit is mounted within the RF subsystem cabinet. Unit dimensions are
4 by 5-1/2 by 1 inches. The electrical characteristics are as follows:
Power requirements:
+24.0 ±O. 5 volts at 1. 4 amperes, maximum
Input and Output Impedance:
50 ohms
Output powe r
5 watts nominal
Power Gain:
9.25 dB minimum
Frequency range:
1606 to 2001 MHz.
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Circuit Dese ription
The 2 GHz amplifier is a power amplifier that raises the modulated oscillator
signal to the level required to drive transmit output circuits or frequency
doublers. The unit is a hermetically sealed integrated circuit and operates
as a Class C amplifier with a nominal output of 5 watts. This subassembly
consists of two major circuits. The driver circuit consists of an input filter,
an amplifier, and an output filter. The input modulated signal is amplified,
filtered to suppress harmonics, and applied to the final amplifier sub-
assembly. This portion of the power amplifier contains a power divider,
twin Class C amplifiers with input and output filters, and a power combine r.
The amplified and filtered sigmal from the driver subassembly is applied
through the power divider to the parallel filter and amplifier circuits. The
outputs of these two circuits are combined in the combiner network and
coupled to the transmit coupler. At the couple r, a sample of the signal is
diverted to the AFC reference unit.
5. 1. 4.3 AFC Reference Subassembly
Purpose of Subassembly
The ,AFC reference unit samples the output of the 2 GHz amplifier and
provides this output as an IF signal to the AFC unit for transmit frequency
control.
Subassembly Description
The unit is a transistorized, mic rostrip, etched-circuit card contained in a
chromate-coated aluminum box. The unit is mounted at the top of the main
assembly. Unit dimensions are 3-1/4 by 3-3/4 by 6-7/8 inches. The
electrical characteristics are as follows:
Power requirements
-20 volts at 140 ma, nominal (585 ma maximum at turn-on)
Transmitter input signal level
+7 d Bm nominal
Output signal level
-25 to -45 dBm nominal
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Ci rcuit De sc ription
The AFC reference unit m.ixes a sam.ple of the 2 GHz arn.plifier output signal
with a crystal-controlled reference signal to produce a nom.inal 70 MHz
difference signal. This difference signal is applied to the AFC unit and used
in a phase-com.parison loop to hold the transm.itter on frequency.
The unit consists of a reference frequency generator com.posed of an
oscillator, a doubler, and am.plifiers; a m.ultiplier network com.posed of a
strip-line, low-pass filter, step-recovery diode (SRD), and a resonant
cavity; and a m.ixer/filter network containing a 2.3 GHz low-pass filter, a
10 dB coupler, a m.ixer diode, and a 70 MHz output filter.
The oscillator circuit products a stable signal at the required frequency, and
the oscillator crystal is over-contained for tem.perature control. The
oscillator output is frequency doubled, am.plified, and applied to the m.ulti-
plier network. SRD, in conjunction with the m.ultipler input network, pro-
duces asignal rich in harm.onics, which is coupled to the tunable cavity.
The cavity is tuned to select the desired harm.onic.
The selected harm.onic is applied through a low-pass filter and a 10 dB
coupler to a diode, where it is mixed with the input sam.ple of the 2 GHz
am.plifier output signal. Of the frequencies that result from. the m.ixer action,
only the nom.inal 70 MHz difference frequency is passed by the output filter
section. This output signal is routed to the AFC unit and us ed in transm.it
frequency control.
5.1.4.4AFC
Purpose of Subassem.bly
The AFC unit provides transm.it frequency control.
Subassem.bly Description
The unit consists of two transistorized. etched-circuit cards in an alum.i-
num. shield box with a chrom.ate-coated cover. The unit is mounted on the
331
inside of the RF subsystem cabinet door. Unit dimensions are 5 by 12 by
2 inches. The electrical characteristics are as follows:
Power requirements:
Alarm outputs for excessive AFC:
Input impedance:
- 20 volts
- 20 volts
75 ohms, dual inputs
Circuit Description
The AFC unit demodulates a nominal 70 MHz input signal from the trans-
mitter AFC reference unit. The dc component of the demodulated transmit
signal is used to correct any frequency drift of the transmitter FM oscil-
lator, and the ac component (baseband) is used to provide a deviation indi-
cation. The AFC unit consists of a 70 MHz IF amplifier card and a 70 MHz
AFC card.
The 70 MHz IF amplifier contains a voltage regulator, an input switch, a
squelch circuit, and a discriminator. The 70 MHz signal is amplified and
then rectified by a voltage-doubling detector. The output of the detector
drives a squelch amplifier. If the input signal drops to the squelch level
(- 50 ±5 dBm), a negative voltage increase turns off the amplifiers. The
normal function of these amplifiers is resumed when a signal above the
squelch level is applied to the input. The 70 MHz signal is then amplified,
filtered, and fed to the 70 MHz AFC card.
The 70 MHz AFC circuit consists of a voltage regulator, frequency dividers,
a phase detector, a crystal oscillator, and an AFC sidabled circuit.
The 70 MHz signal from the IF amplifier portion of the AFC unit is applied
through to two frequency dividers, which divide the signal down to 16. 7 Hz.
The 16. 7 Hz signal is then applied to a phase detector.
The phase detector compares the 16. 7 Hz signal to a reference oscillator
signal to produce an AFC correction voltage. The reference signal is sup-
plied by a crystal-controlled oscillator. The 1. 09375 MHz output of the
oscillator is reduced to 16.7 Hz by cascade divide-by-16 circuits. The two
signals applied to the phase detector produce a 16.7 Hz square-wave output.
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The duty cycle of the square wave varies with the relative phase angle
between the two inputs. The square wave is amplified and filte red and then
applied to the FM oscillator to correct any variation in transmitter output
frequency.
If the 70 MHz input signal is lost, the loss-of-input detection circuit causes
the AFC corre,ction voltage to go to its nominal or pedestal value (-10 volts).
With the pedestal voltage applied, the FM oscillator is tuned so that the
oscillator rest frequency approximates the required operating frequency.
Thus, if AFC control is lost, the transmit frequency remains at or near the
desired frequency.
5. 1. 4.5 Modulation Amplifier Subassembly
Purpose of Assembly
The modulation amplifier is used to amplify the baseband input signal and to
provide the required modulation signal level to an FM oscillator.
Subassembly Description
The unit is a transistorized, etched-circuit card contained in an aluminum-
shielded box. The unit is mounted within the RF subsystem cabinet. Unit
dimensions are 6 by 5-11/32 by 1-7/8 inches. The electrical characteris-
tic s are as follows:
Power requirements:
-20 volts at 53 ma
+24 volts at 62 ma
Input impedance
75 ohms, dual inputs
Output impedance
Approximately 2000 ohms
Gain:
38 dB+ 1, -2dB
Frequency response:
±o. 1 dB from 10 Hz to 10 MHz
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Circuit Description
The modulation amplifier amplifies the input baseband signal( s) to the
level required to modulate the transmitter FM oscillator. The amplifier
consists of two three-stage input amplifier circuits, an isolation ampli-
fier and a three-stage output amplifier.
5. 1.4.6 2 GHz FM
Purpose of Subassembly
The 2 GHz FM Oscillator IS used in the transmitter to generate a carrier
in the 2 GHz range and to modulate the carrier with a baseband signal.
The unit covers a frequency range of 1781 to 1938 MHz.
Subassembly Description
Each unit is a solid-state device contained in a machined brass housing
that is silver-plated with gold flashing. The unit is mounted within the
RF subsystem cabinet. The electrical characteristics are as follows:
Power requirements:
+24 volts at 150 rna, maximum
-20 volts at 0.05 rna, maximum
Output power:
500 mw, minimum
Output impedance:
Approximately 50 ohms
Output frequency:
1781 to 1938 MHz
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Circuit Description
The 2 GHz FM oscillator generates a 2 GHz carrier and modulates a
carrier with the baseband signal from the modulation amplifier. The unit
consists of an oscillator circuit, an AFC probe assem.bly, and a modulation
probe assembly. A transistor and its associated components form a tuned-
bas e, tuned- collector oscillator. The tuned- base circuit is developed by a
combination of conventional components, microstrip circuits, and construc-
tion capacitance. The tuned-collector circuit is a coaxial resonant cavity
that contains the AFC and modulation probe assemblies. The AFC probe
assembly contains an inductor and a varactor diode. Any change in AFC
voltage varies the interelectrode capacitance of the diode, thereby chang-
ing the resonant frequency of the cavity. The modulation probe assembly
also contains a varactor diode. The modulating signal applied to the unit is
coupled to the modulation probe through a parasitic suppressor. The signal
varies the interelectrode capacitance of the diode, and this frequency modu-
lates the oscillator output. An RF output probe couples the modulated energy
from the cavity, and this energy is applied to the transmitter power
amplifier.
A cavity adjustment varies the oscillator frequency and a power output control
varies the output power from zero to approximately 600 milliwatts. The
three probe assemblies, power, AFC, and modulation. are adjusted for the
co r red power transfer, modulation sensitivity, and linearity respectively.
5.1.4.7 Control and Indicator Subassembly
Purpose of Subassembly
The control and indicator unit contains the electronics necessary to control
the exciter and indicate the status of the system. The unit receives, con-
ditions, and combines all modulation inputs prior to frequency modulation of
the exciter. The control and indicator unit also provides for control of pri-
mary power, exciter power, and level of each modulation input.
Subassembl Description
The control;,;' d indicator as sembly is constructed to permit mounting in a
standard 19-i~lch relay rack. The height of the unit is 7 inchES. The
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entire assembly is permanently attached to the bottom of the exciter
assembly. Unlatching of the Dzus fasteners permits the front panel to swing
down. The panel is hinged at the bottom.
This unit contains the following:
A. 28 vdc circuit breakers.
B. 115 vac circuit breakers.
C. 115 vac to 28 vdc power converter.
D. TBl-input power switch control.
E. TB2-subcarrier modulator switch control.
F. Signal combiners - Number I, Number 2, and Number 3.
G. 4.5 MHz subcarrier modulator.
H. TV demodulator.
1. Modulation presence detector.
J. The front panel contains the indicators and controls as shown in
Figure 5-2.
The electrical characteristics are as follows:
A. Input power requirements
1. 115 vac ± 10 percent, 55 to 65 Hz, single-phase at NMT 100
watts (J8).
2. 28 ± 4 vdc, negative ground; input ripple 250 MV maximum,
65 watts maximum (J7).
B. Modulation inputs
1. Digital data (Modern) input (J2).
a. Logic "III - greater than 2.4 volt at O. 5-ma load current.
b. Logic "0" - less than 0.4 volt with sink of 5 rna or less
load current.
c. Frequency - not more than 10 MHz.
2. Experiment data input (33)
a. Logic 111"-- +5 V ± 0.5 volt.
b. Logic "0 II - 0 ± 0.4 volt.
c. Input impedance - 75 ohms matched.
d. Frequency - not more than 10 MHz.
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3. Baseband input (J4)
a. Level - 0.5 volt peak (nominal).
b. Input impedanc e - 75 ohms (nominal).
c. Frequency - sine wave, les s than 10 MHz.
4. Voice input (J5)
a. Level - 0 dbm (nominal)
b. Frequency - 200 to 3500 Hz.
c. Input impedance - 600 ohms balanced (nominal).
5. TV signal input (Jl)
a. Level - O. 5 volt peak ±3 db
b. Input impedance - 75 ohms nominal
c. Frequency - 41. 25 to 47.25 MHz, ·band limited.
C. Cont rol Inputs
1. Primary power (J6-2) (common J6- 1)
a. "ON
"
state - plus 5 ± 0.5 vdc into 1000 ohm load.
b. "OFF " state - 0 ± 0.4 vdc.
c. Rise time - less than or equal to 1 msec.
2. Subcarrier modulator (J6-3) (common J6-4)
a. "0 Nil state - plus 5 ± O. 5 vdc into 1000 ohm load.
b. "OFF" state - 0 ± 0.4 vdc.
c. Rise time - less than or equal to 1 msec.
D. Monitor outputs
1. Primary exciter power ON/OFF (J6-6) (J6- 5 common)
a. "ON" state - plus 5 ± O. 5 vdc into 1000 ohm load.
b. "OFF" state - 0 ±O. 4 vdc
2. Subcarrier power ON/OFF (J6-7) (J6-8 common)
a. "ON" state - plus 5 ± O. 5 vdc into 1000 ohm load.
b. "OFF" state - 0 ±O. 4 vdc
3. Modulation input present (J6-ll) (J6-l2 common)
a. "ON" state - plus 5 ± O. 5 vdc into 1000 ohm load.
b. "OFF" state - 0 ± 0.4 vdc.
4. Modulation output present (J6-13) (J6-l4 common)
a. "ON" state - plus 5 ± O. 5 vdc into 1000 ohm load.
b. "OFF" state - 0 ± 0.4 vdc.
338
5. RF output power monitor (J6-9) (J6-10 common)
a. Level varies from 0 to +5 vdc as the output power varies
from 5 to 50 mw.
b. Load impedance - TBD.
Circuit Desc ription
Primary Power (TBl)- Application of primary power to the control and
indicator unit is controlled by circuit breakers. When power is present on J8
and the circuit breakers are closed, DS2 will turn on indicating 115 vac
power has been applied to the unit. Application of 115 vac power in this
manner energizes the 115 vac 28 vdc converter, and power is available at
the input terminal of TBI. The exciter may also be energized by the appli-
cation of 28 vdc power to J7. Power from these two sources, J7 and J8, is
combined into one source of power in TBI.
Subcarrier Modulator Switch (TB2) - The subcarrier modulator switch
controls the application of -20 vdc power to the SCM.
Television Demodulator- The television demodulator receives a band limited
input signal of 41. 25 to 47.25 MHz at a level of O. 5 volt peak. The input
signal (J 1) is similar to that present in a television receiver intermediate
frequency (IF) amplifier. The demodulator detects the video signal in the
amplitude (AM) detector and the voice signal in the frequency modulation
(FM) detector. For a more detailed discussion refer to the section on the
TV demodulator.
Signal Combiners - The three signal combiners receive the five modulation
inputs and condition and combine them to obtain the required output level and
impedance to feed the modulation amplifier in the upper unit and subsequent
deviatlOn of the main carrier.
4. 5-MHz Subcarrier Modulator - The subcarrier modulator is modulated by
voice signal from an exte rnal source (J 5) or from the TV voice output from
the TV Demodulator. The frequency-modulated output is used to frequency
deviate the exciter output carrier. The unit consists of an 11 MHz
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oscillator, which is frequency-modulated by the incoming voice signal. The
11 MHz signal is mixed with a 15.50 MHz crystal-controlled signal to pro-
duce an output carrier of 4. 5 MHz. An AFC loop operates on the 11 MHz
FM oscillator to maintain the frequency constant.
Modulation Presence Detector - The presence of modulation at the input to the
power oscillator and at the output of the 2 GHz amplifier is detected by this
subassembly.
The input modulation signal is provided by the test point on the output of the
modulation amplifier. The output modulation signal is provided by the
detected baseband output from the AFC unit. Except for the source of the
signals, the operation of the two modulation detectors is the same.
5.1. 4. 8 Frequency Doubler No. 1 Subassembly
Purpose of Subassembly
Frequency doubler No. 1 is used in the microwave transmitter to double the
frequency output of the 2 GHz amplifier. The unit converts a 5 watt input
in the l700·to 1940 MHz range to a 3 watt output in the 3520 to 3800 MHz
frequency range.
Subassembly Description
The unit is a machined aluminum ass embly with input and output SMA coaxial
connectors and is mounted within the RF subsystem cabinet. Unit dimen-
sions are 1 by 3-1/2 inches. The electrical characteristics are as follows:
Power requirements: none, passive unit.
Input and output impedance: 50 ohms
Input and output frequency range: Input: 1760 to 1940 MHz
Output: 3520 to 3880 MHz
Input power: 5 watts (+7 dbw) minimum.
7 watts (+8. 5 dbw) maximum
Output power: 3 watts (+4.8 dbw) minimum
Harmonics of input at output: -10 dB maximum (relative to desired
X2 output)
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Circuit Description
The unit consists of coaxial input and output matching and filter networks,
two dc blocking capacitors, varactor diode, and selective resistor. The
unit requires a 5 watt input signal to produce a 3 watt output signal at twice
the input frequency.
5.1. 4.9 Frequency Doubler No.2 Subassembly
Purpose of Subassembly
The frequency doubler converts a 3 watt input in the 3527 to 3875 MHz
range to a 1 watt output in the 7055 to 7750 MHz range.
Subassembly Description
This unit is a machined aluminum·assembly with input and output OSM
coaxial connectors and is mounted within the RF subsystem cabinet. Unit
dimensions are 1 by 1 by 3-1/2 inches. The electrical characteristics are
as follows:
Power requirements: None, pas sive unit
Input and output impedance: 50 ohms
Frequency range: input: 3527 to 3875 MHz
output: 7055to7750 MHz
Input power: 2. 5 w.atts (+4 dbw) minimum, 4 watts (+6 dbw) maximum
Output power: 1 watt (0 dbw) minimum
Harmonics of input at output: -10 db maximum (relative to desired
X2 output)
Circuit Description
This unit consists of coaxial input and output matching and filter networks,
two dc blocking capacitors, varactor diode, feedthrough capacitor, and two
resistors. The unit requires a 2. 5-watt input signal to produce a 1 watt
output signal at t~ice the input frequency.
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5. 1. 4. 10 Frequency Doubler No. 3 Subassembly
Purpose of Subassembly
This frequency doubler is us ed in the mic rowave transmitte r to provide the
final output signal. The unit converts a 1 watt input at 7.250 GHz ± 100 MHz
to a 250 milliwatt output at 14. 500 GHz ± 200MHz.
Subassembly Description
The unit is a wave-guide assembly with input and output waveguide connectors.
The assembly is mounted in the RF subsystem cabinet. The uni~ s dimen-
sions are 2.12 by 5.19 by 5.38 inches. The electrical characteristics are
as follows:
7.250 GHz
14.500 GHz
input:
output:
Input power: 1 watt (0 dbw) minimum
Output power: 0.250 watt (-6 dbw) minimum
Harmonics of input at the output: All spurious and harznonically related
outputs except the desired are 60 db below the output level, after
the output filte r.
Power requirements: -20 vdc at 50 ma
Input output impedance: 50 ohms
Input andoutput frequency range:
Circuit Description
The unit consists of waveguide input
varactor diode, and an output filter.
produc e a O. 250 watt output.
and output matching and load isolators,
The doubler requires a 1 watt input to
5.1. 4.11 Subsystem Control Assembly
Purpose of Subassembly
The subsystem control unit provides meter test facilities for monitoring
relative microwave transmitter performance.
Subassembly Description
The unit consists of a transistorized, etched-circuit monitor/ relay card
contained in a chromate-coated aluminum box that IS mounted on the RF
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subsystem cabinet door. A meter and test/selector switches are mounted on
the module front panel. Unit dimensions are 4 by 5 by 3 inches. The elec-
trical characteristics are as follows:
Power requirements:
Alarm outputs:
- 20 ± 1 volt at 145 ma, maximum
Phase-lock alarm
Fault alarm (low RF power)
Subsystem alarm
Low transmitter RF power alarm
Circuit Description
The subsystem control unit provides test and moni~oring facilities for a
transceiver subsystem and furnishes switching logic and alarm grounds for
selected functions. The unit monitors deviation level, transmit frequency
and transmit power. The unit contains a plug -in monitor/relay card and a
meter.
The front panel of the unit contains performance meter Ml and three
switches. Selector switch Sl selects the transmit or receive function to be
monitored by meter Ml. AFC switch S2 (normally set to ON) is used to
disable the AFC action during test and alignment. When the AFC switch is
set to OFF, the subsystem alarm lamp lights. The 70 MHz SEL switch (S3)
is used to select a 70 MHz signal from either the transmitter or receiver
for comparative deviation testing. With the 70 MHz SEL switch set to RCV,
the AFC is disabled, but the subsystem alarm lamp does not light if the
AFC switch is in the ON position.
The DEV TEST position of selector switch Sl is used only if the system
employs a pilot tone and is equipped with either a switching subsystem or a
pilot detector. When Sl is in the DEV TEST, the 70 MHz SEL switch can be
used to select a 70 MHz signal from the transmitter for comparative devia-
tion te sting.
If switch Sl is placed in the XMT FREQ position, a de voltage from the AFC
unit is applied to the meter. This dc voltage provides a meter indication of
transmit frequency. The DSCRM ZERO control on the AFC unit is adjusted
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for a zero indication on the control unit meter when the transmitter is
exactly on frequency. Any subsequent off-frequency condition is indicated
by a meter indication above or below the zero reference.
5. 1. 4. 12 Television Demodulator Subas sembly
Purpose of Subassembly
The television demodulator is used in the Ku-Band exciter to demodulate the
incoming television intermediate fre"quency (TV IF) into its video and audio
components. The detected audio is used to frequency deviate a 4. 5 MHz
subcarrier oscillator. The 4. 5 MHz seo is recombined with the baseband
video signal, and the combined signal is used to frequency modulate the
main carrier.
Subassembly Description
The unit is a transistorized, metal circuit card contained in an aluminum
box, which mounts in slides in the control and indicator unit. Unit dimen-
sions are 7 by 6-1/16 by 1-1/4 inches. The electrical characteristics are
as follows:
24 vdc at TBD rna
0.5 volt peak. ± TBD volt
41. 25 to 47.25 MHz, similar to a television
intermediate frequency IF signal. The input
signal should be band limited to eliminate any
adjacent channel interference.
7 5 ohms nominal
Power requirements:
Input level:
Input frequency:
Input impedance:
Output impedance: video:
audio:
75 ohms nominal
600 ohms balanced
Output level:
Output frequency:
Distortion:
video:
audio:
video:
audio:
TBD
TBD
video:
audio:
TBD
TBD
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100 Hz to 4. 5 MHz ± TBD db
TBD
Ci rcuit De scription
The Television (TV) Demodulator consi!3ts of an RF amplifier, an AM
(video) detector, a video amplifier section, an FM detector, and an audio
arnplifie r section.
The input signal is a TV IF in a frequency band of 41. 25 to 47.25 MHz. The
entire spectrum is amplified and passes to the AM detector through a double
tuned circuit.
The incoming spectrum will appear as shown in Figure 5-3. The sound sub-
carrier is recovered by mixing the picture carrier (45.75 MHz) and the
sound carrier (41. 25 MHz) in the AM detector to obtain a 4. 5 MHz beat note.
The 4. 5 MHz sound is trapped out of the video by a parallel trap. A series
resonate circuit is used to feed the 4. 5 MHz subcarrier into the FM
detector.
The output contains a deemphasis network. This network is constructed
such that the received TV audio, which is preemphasized, will gIve a flat
response when detected. The audio output is then fed into the 4.5 MHz sub-
carrier modulator.
The audio output stages after the FM Detector are controlled by a switch.
This switch provides for the interruption of dc power to the audio output to
permit the use of the 4. 5 MHz SCM with other audio signals while the video
is being transmitted.
5.1.4.13 Subcarrier Modulator Assembly
Purpose of Subassembly
The subcarrier modulator (SCM) is used to frequency-deviate the Ku-Band
exciter output. The.uutput of the 4.5 MHz subcarrier modulator is
frequency deviated with a voice signal from either the demodulated television
or the external voice input. The SCM also has the capability to put pre-
emphasis on the voice signal.
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Distortion:
Carrier output frequency:
Carrier output level:
Deviation sensitivity:
Subassembly Description
This unit is contained in an enclosed module 9-1/4 by 6-1/16 by 1-1/4inches.
Components are mounted on a two-layer etched circuit card, which is
5 - 3 /4 by 7 -4/ 5 inches. The unit is constructed for mounting in a 7 -inch
rack-mounted card cage. The electrical characteristics are as follows:
Power requirements: -20 to -22 vdc at 100 mao
Input impedance: 600 ohms balanced.
Input level: -7 to + 12 dbm
Preemphasis: 75 lJ.Sec or flat (no emphasis), selectable
by inte rnal switching.
Modulation frequency response: audio channel response within 3 db
from 50 Hz to 15 KHz.
Wide channel response (no emphasis)
within 3 db from 50 Hz to 100 KHz.
audio channel - NMT 1. 5 percent
wide channel - NMT 3 pe rcent
Distortion for ± 150 kHz; carrier deviation shall not
exceed 1. 5 pe rcent for a 1 KHz test tone.
Output impedance: 7 5 ohms unbalanced or 1 kilohm, selectable by
me ans of internal strapping option.
adjustable from 20 to 300 mv P- P.
±7 5· KHz linear deviation with a 1 KHz,
-7 dbm test tone input.
Capable of ± 150 KHz deviation with a 0 dbm
test tone lnput.
4.5 MHz ±2 KHz at room ambient.
Circuit Desc ription
The subcarrier modulator consists of a 600 ohm balanced input amplifier,
which frequency deviates an 11 MHz LC oscillator. The oscillator frequency
is controlled by an AFC loop. The output of the oscillator is fed to a mixe r
where it is mixed with' a 15 .. 50 MHz signal from a crystal controlled oscil-
lator. The 4.5 MHz mixer output is fed through a filter, amplified, and fed
to the output connector.
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5.2 Ku-BAND POWER AMPLIFIER
A desc ription of the Ku -Band power amplifier to be delivered under the
Information Management System (IMS) Special Emphasis task is provided in
this section.
5.2. 1 Purpose of Unit
The .~ - Band power amplifier provides for amplification of the modulated
signal generated by the Ku-band exciter described in Section 5.1. The
power amplifier provides a power output of not less than 10 watts at a fre-
quency of 14.5 GHz. The unit is capable of being mounted in a standard
19-inch equipment rack.
5.2.2 Description of Unit
The Ku -Band power amplifier selected is an off-the- shelf traveling-wave
tube (TWT) amplifier, model number 1177H04R-000, manufactured by the
Electron Dynamics Division of Hughes Aircraft Company. A pictorial
representation of the unit is shown in Figure 5-4. The electrical, mechan-
ical, and environment specifications are tabulated in Table 5-2. Typical
saturated power output and saturated gain versus frequency plots are pre-
sented in Figu re 5- 5. The power output curve shows that an RF power out-
put of approximately 15 watts can be expected at 14.5 GHz.
5.2.3 Fun.ctional Characteristics and Performance
5.2.3.1 Input Versus Output Characteristics
A plot of the RF output power ve rsus the RF input drive at a given frequency
is called a "gain transfer" or "compression" curve. A sample is shown in
Figure 5-6.
There are two regions where the TWT can be operated properly. They are
the linear and saturation areas, as indicated in Figure 5-6. The linear
region is that part of the compression curve where the gain of the amplifier
will be the highest and is called "small signal gain." As the amplifier is
driven toward saturation, the gain will be compressed to the point where
further increases in the RF input drive will not result in a corresponding
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Table 5-2
SPECIFICATIONS
Electrical
Powe r output
Output frequency
Gain at rated power output
Duty
Input voltage
Input frequency
Power consumption
Noise figure
Spurious modulation
VSWR
RF impedance
Mechanical
Length
Width
Height
Weight
Connector
Environmental
Operating temperature
350
10 watts (minimum)
12.4to 18.0 GHz
30 dB minimum
CW
120 vac ± 10 percent
50/60 Hz
250 watts
35 db maximum
-35 db minimum
3.0: 1
50 ohms
15.5 inches
16.75 inches
3. 5 inches
20 1b maximum
WR 62 waveguide with
UG 419/U waveguide flange.
o - 50 0 C ambient
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A SATURATION REGION
OVERDRIVE
LINEAR REGION
Figure 5-8. Gain Transfer Curve
increase in the RF output. In this area, the amplifier will provide its
maximum RF output at the particular frequency and is operating at "large
signal" or saturation':'. It should be noted that the saturation area is rather
broad because of the gain compression. If the RF drive is further increased.
the amplifie r' s RF power output will begin decreasing and will be operating
in the "overdrive" area. In this region, the TWT's beam will begin defocus-
ing with increased current intercepting the helix structure. The TWT may
be damaged by excessive overdrive for any length of time.
5.2.3.2 Noise Performance
Noise in the amplifier consists of three main components: KTB, AM, and
FM or PM noise. KTB noise is generated by the heat generation into a
50 ohm equivalent impedance of the TWT and is -114 dbm/MHz. This
':'Large signal gain is typically 6 db less than small signal gain because
of the gain compression.
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noise level will be increased by the noise figure and the small signal gain
of the amplifier. Typically, these numbers are 30 db and 40 db, respec-
tively; hence in normal operation, the thermal noise out of the amplifier
will be typically -44 dbm/MHz when the amplifier is not saturated or without
RF signal present.
The .PM or FM noise is generated by ripple voltage on the cathode or beam
power supply and consists of noise lines at the power line and converter
switching frequencies, or their multiples. This noise level is typically 40 db
below the carrier at saturation. Additional power supply filtering can be
supplied (as an option) reducing this level to greater than 60 db below a
carrier at saturation.
The AM noise is typically 20 db below the FM noise or 60 db below a satur-
ated carrier. If the AM noise is critical, the amplifier should be operated
at saturation to minimize AM components from the RF source. Figure 5-6
shows that small-level changes on the RF drive will not essentially effect
the RF output when saturated.
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Section 6
ELECTRONIC PACKAGING AND INSTALLATION
The IO-year lifetime requirement on Modular Space Station places a heavy
premium on equipment operational longevity. To achieve this objective
onboard equipment checkout and fault isolation and efficient replacement of
failed items are required. Enhancement of on-orbit maintainability and a
reduction in subsystem hardware costs can be achieved through use of a
standardized electronic packaging and installation approach. This section
summarizes a trade study on electronic equipment packaging and installation
concepts and describes an approach that allows for fast replacement of failed
items and cost reductions through use of a family of standardized modules.
The selected approach is applicable for high-density electronic installations
located throughout the ISS.
6. I REQU lREMENTS
Electronic equipments are located in all modules of the ISS and fall into two
basic installation categories:
A. Equipment mounted into consoles and racks located next to the
vehicle exterior surfaces.
B. Equipment mounted into consoles and racks located adjacent to walk-
ways or interior walls.
An example of category I installations is in the GPL, where many of the
experiment operating consoles are located against the exterior wall. Exam-
ples of the second category are the electronic equipment enclosures in the
center area of the GPL, and the primary command and control center in the
crew/ operations module.
It is significant to note that the category I installations do not afford direct
rear access to the equipment enclosures. The book shelf packaging and
installation concept developed in the 33-ft Space Station Study is therefore not
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directly applic able for Modular Space Station, as this approach was predicated
upon both front and back accessibility to the equipll1ent enclosures, (equip-
ll1ent access froll1 the front and wiring access froll1 the back). A design
concept whereby access to electronic replaceable 1l10dules as well as to con-
sole wiring froll1 a single side (plane) satisfies both installation categories
and also allows two single-plane installation sections to be back-to-back, thus
saving space.
A 1l10dular installation section (MIS) was selected as the basic installation
unit for the study. A 1l10dular installation section is defined as a structure
support systell1 capable ·of accoll1ll1odating individual (or groups of) Line
replaceable units (LRU's) (ll1odules), an interconnecting wiring systell1, and
a heat transfer systell1 consistent with ll1inill1ull1-weight and volull1e-usage
goals. The LRU's consist of 1l10dules (replaceable assell1blies) in a standard-
ized fall1ily of sizes, which are inserted into the 1l10dular installation section.
6. 1. I Modular Packaging Requirell1ents
In arriving at a standardized electronic 1l10dular packaging concept, the fol-
lowing requirell1ents and objectives were considered:
A. The 1l10dular installation section shall have a structural, wiring,
and heat-trans fer systell1 interface with the vehicle such that the
section can be 1l10ved while in orbit to allow access for visual inspec-
tion and repair of the interior surface of the outer vehicle wall with-
out ill1pairing critical systell1s operations.
B. Provision shall be ll1ade for direct visual and physical access by the
crew for replacernent, rell1oval, or servicing of the replaceable
assell1blies and for disconnecting or connecting related electrical
connectors.
C. Access to the wire harnesses for 1l10difications or repair shall be
provided. This access is to be froll1 the sall1e plane froll1 which
rell10val or the replaceable assell1bly is achieved.
D. Keying techniques shall be provided to preclude inadvertent ll1islo-
cation and ill1proper connector ll1ating of the replaceable assell1bly.
356
E. The design shall be compatible with the crew limitations relative to
maximum torquing forces, connector extraction forces, adju'stment
access requirements, assembly form factors, guides, and other
constraints.
F. Refurbishable or replaceable captive fasteners shall be used for
each piece of equipment that has a planned maintenance capability.
G. The order of precedence for in-orbit maintenance tasks shall be
(1) shirtsleeve environment, (2) space suit (IVA), and (3) space suit
(EVA). EVA tasks shall be of an emergency nature only.
H. The design shall be standardized to the extent that it can accommo-
date various replaceable assembly groups and so that the modular
installation section can be efficiently used in various vehicle areas.
Cost effectivenes s shall be a consideration in the design selection.
Commonality is a primary consideration. As a goal, common
module installation structures, standardized mounting means, and
the like shall be considered.
1. The packaging design of the replaceable assembly shall be capable
of accommodating multitechnology techniques; i. e., printed circuits,
thick film, hybrid designs, and discrete components. The equipment
shall be designed for maximum flexibility that will insure ability to
function with new subsystems and technologies.
J. The MIS structure shall be designed to accommodate the following
interface requirements:
1. Provisions for mounting electrical and coolant line connectors
compatible with the vehicle interface.
2. Mounting attachments to the vehicle structural interface which
enable the modular installation section assembly to be moved
while in orbit to allow visual inspection of the vehicle's outer
wall.
3. Provisions at the replaceable assembly interface for mounting,
keying, and interconnecting wiring.
4. Installation of electrical interconnecting wire harnesses, includ-
ing physical separation of EMI wiring categories. (Seven
categories are assumed. )
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5. Installation of a heat transfer system (i. e., cold plates, heat
pipes, etc.) where applicable.
6. Provisions for partitioning the structural complex to inhibit
flame propagation.
K. The section shall have provisions for accommodating the following
safety requirements:
1. Electrical bonding (grounding) of the replaceable assembly, and
support structure to vehicle ground.
2. A maximum touch temperature of 105 0 F for crew-exposed
surfaces.
3. No exposed sharp edges, corners, or protrusions.
4. Flame propagation protection.
5. Compatibility with in-orbit maintenance tools for replaceable
assembly removal and ease of handling.
Each subsystem shall be designed so that major failures are
repairable and to provide maximum ease of maintenance under
expected astronaut skill. Precision elements will be provided
with suitable guides and locking devices as aids in replacement.
Refurbishable or replaceable captive fasteners shall be used
for all equipment that has planned maintenance capability.
6. Redundant equipment physically separated, where possible, to
minimize the probability of damage to one when the other is
damaged.
6.2 TRADEOFF STUDY AND RATIONALE
The selection of a packaging and installation design concept was approached
by constructing cardboard mockups of several candidate approaches. These
mockups were evaluated in terms of several design parameters. Some of
the design parameters were quantifiable while others were given subjective
ratings. The trade study plan used in the evaluation is depicted in
Figure 6-1.
6.2. 1 Basic Replaceable Assembly
The basic replaceable assembly configuration was established in the initial
study effort. This preceded installation section configuration studies. The
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design factors 'and their selected solution and trades are given in subsequent
paragraphs.
6. 2. 1. 1 Form Factor
The assembly form factor is based on housing two 5.00- by 7. OO-in. printed
circuit boards, capable of accommodating about 150 discrete components and
70 to 100 wire terminations per board. The board area, component density
and wire density is based on a survey of OWS and GSE printed circuit boards.
Thick or thin film substrates could easily be accommodated on the printed
circuit boards resulting in considerably higher component densities. Two
printed circuit boards were chosen rather than one board in the basic LRU
because the ratio of structural housing cost and weight per board is signifi-
cantly less for two boards than for one board and because interface wiring
would be minimized.
Based on this rationale, a basic LRU form factor, excluding connectors, of
9.00 in. long, 7.00 in. high, and 2. 00 in. wide was selected. The assembly
form factor is shown in Figure 6-2.
6. 2. 1. 2 Connector Interface Capability
Based on a survey of OWS electronic assemblies it was determined that the
basic LRU would have to accommodate four EM! wiring categories comprised
of about 140 wires total. Therefore, a group of four connectors with a capa-
bility of terminating 140 wires is required. Concept layouts were made to
confirm that the assembly form factor could accept such a connector group.
6. 2. 1. 3 Connector Location Evaluation
U sing the established form factor and connector requirements, six basic
assembly concepts were evaluated relative to interconnection technique and
connector location. The six concepts are shown in Figure 6-3 and are
described as follows:
A. Concept 1- Connectors mounted on frontal or top surface of the
as sembly.
B. Concept 2- Connectors mounted on one side surface.
C, Concept 3- Connectors mounted on two side surfaces.
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Figure 6-2. Basic Replaceable Assembly Form Factor
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D. Concept 4- Connectors mounted on one long side of the assembly
surface, using rectangular center screwjack connectors.
E. Concept 5- Connectors mounted on bottom surface of the assembly,
with blind mating (no rear access).
F. Concept 6- Connectors mounted on bottom surface, with rear access
for hand disengagement.
These concepts were evaluated, using both rectangular center screwjack
connectors and round connectors. The rear mount connector methods, Con-
cepts 4, 5, and 6, were discarded since the requirement for frontal wiring
access and also for visual and physical access could not be met. The use of
center screwjack connectors was eliminated primarily because of the addi-
tional development and qualification required for acceptance, even though
they offer certain advantages over round connectors. Also, the round con-
nectors represented the worst-case footprint, and therefore, rectangular
connectors could easily be used in place of the round type if it became econ-
omically effective. Concept 3 was also discarded because it would require
about a 30- percent greater installation footprint area than concept 2.
Concepts 1 and 2 were the remaining candidates, and they were evaluated in
the installation section tradeoff study to evaluate the installation wiring sys-
tern interface.
6.2. 1. 4 Mounting Techniques
Since replaceable captive mounting bolts with visual and physical access were
defined as a requirement in the guidelines and constraints document, it was
necessary to investigate several methods for applicability. A special bolt
design with the following major features evolved:
A. Recesse~ hex socket head for easy wrenching.
B. Retraction s pring for a positive and visual disengagement.
C. Two-piece O. 25-inch-diarneter shaft with a coupler to enable it to be
refurbished or replaced.
D. A spec ial thread to minimize the number of turns to tighten.
Two mounting bolts per module were chosen as the minimum number required
to provide secure mounting and good thermal characteristics.
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6.2. 1. 5 Thermal Interface
A thermal analysis was performed on the replaceable assembly and installa-
tion assembly interfaces to determine allowable heat dissipation per module.
To determine the design adequacy of the thermal interface, certain conditions
had to be defined.
1. Conditions
A. Coolant medium-water
B. Coolant flow rate: 500 Ib/hr minimum and 960 Ib/hr maximum
C. Coolant inlet temperature: 70 0 F
D. Coolant line size: O. 20-inch inside diameter
E. Assembly mounting:- two 10-32 bolts~ 20 in-lb torque.
F. Assembly thermal contact area per bolt~ 2.50 sq in.
G. Installation configuration: eight basic assemblies at 20 watts,
each installed in a column on two III" beam structural elements
containing two coolant lines each.
H. All material is 6061 aluminum.
2. Analysis
A thermal analysis was performed for the assembly closest to the
coolant inlet source (Case 1) and also for the assembly farthest
from the inlet source (Case 2) in the installation configuration. This
was done for both minimum and maximum coolant flow rates. In
each case, temperatures were calculated for the condition where the
assembly had a uniform heating source and for the configuration
having a single point heating source. The analysis was also per-
formed, using Coolanol as the coolant medium, because this medium
is used on Skylab equipment. The resultant temperatures are shown
in the summary Table 6-1.
Thermal resistances and ~ temperatures for the thermal interfaces
were considered as follows:
A. Between fluid and coolant line wall.
B. Between coolant line wall and support structure.
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Table 6-1
REPLACEABLE ASSEMBLY MAXIMUM TEMPERATURES
Water Coolanol
Flow Rates Flow Rates
500 Ib/hr 960 Ib/hr 500 Ib/hr 960 Ib/hr
1. Assembly located at
coolant inlet
A. As s embly bas e temp 1550 F 1530 F 1840 F 181 0 F
(uniform heating)
B. Component case temp 251 0 F 249 0 F 2800 F 277 0 F
(point source heating)
2. As s emb1y located most
remote from inlet
A. As s embly bas e temp 161 0 F 1560 F 1980 F 1880 F
(uniform heating)
B. Component cas e temp 257 0 F 252 0 F 2940 F 2840 F
(point source heating)
C. Between support structure and assembly base.
D. Between assembly base and a component located at a worst-case
location for single point heating.
These' interface A ternperatures are shown in Figure 6-4.
3. Conclusions
The results of the thermal analysis indicate that 20-watt heat dissi-
pation per replaceable assembly is reasonable. The water coolant
system can adequately transfer this heat at a rate sufficient to allow
internal components to operate within normal derated temperature
valves.
6. 2. 2 Installation Section
Using the basic replaceable assembly as defined in previous paragraphs, sev-
eral installation concepts were investigated. The most promising concepts
were selected to be evaluated via tradeoff studies and cardboard mockups.
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6.2.2. 1 Concept Descriptions
The installation section concept consists of an array of replaceable assem-
blies mounted on III" beam structural supports that contain active coolant
lines. The various wiring distribution and interconnecting schemes are
shown in the respective concept drawings of Figures 6-5 through 6-8.
A brief description of each concept is as follows.
A. Concept 1
This configuration consists of four vertical rows of replaceable
assemblies separated by three vertical wiring channels and four
horizontal wiring channels, with wire bundles stacked vertically in
the channels. The central vertical channel contains signal-type EMI
wiring categories. This wiring is then routed into the horizontal
channels and interconnected to a double horizontal row of replaceable
assemblies, with front surface mounted connectors. The power
wiring categories are routed in two separate vertical channels, which
allow interconnections to be made to two double vertical rows of
replaceable assemblies.
B. Concept 2
This concept consists of two vertical rows of replaceable assemblies
with side-mounted connectors, separated by one central wiring
channel containing all seven EMI wiring categories mounted in a
flat plane. The interconnections are then made between the res pec-
tive assembly and wire bundle in the central channel.
C. Concept 3
This arrangement is comprised of four vertical rows of replaceable
assemblies separated vertically by a central wiring channel contain-
ing all seven EMI wiring categories. The assemblies are separated
horizontally by horizontal wiring channels that contain all EMI
categories to interconnect a double horizontal row of assemblies
with front surface mounted connectors.
367
C
O
N
n
IT
IO
N
S
/.
.
lV
O
.
o
r
4
$
S
Y
~
=
.
3'
2
C.
Tt:
:JT
.4L
.
IV
a
o;
C"
J'
V
/R
ES
~
/4
0
,
w
/R
E
S/
.a
SS
Y
=
4
4
8
0
.
7.
5
0
%
tJ
/"
W
/R
ES
T~
Y
E
P
/C
LE
//V
TE
R
F4
C
E=
.
c
c
4
0
4.
$o
jb
t:J
r"
j1/
/iF
ES
lJ
ET
Pt
/E
EN
A
S
S
Y
'.
$
::
e
c
"
¢
O
.
5:
A
LL
.
f/!
//R
E:
fA
R
E
c
~
AW
'G
~.
tJ
62
o.
!).
6
.
E
M
I
C
4T
E
G
?J
P
/E
S
til.
.
5
$/
G/
lI/
JL
C
.4
/E
G
C
JR
/C
"S
.
6.
,
:3
"
o
W
E
C
4
T
£
&
O
H
/€
S
(ii
)4
W
//
?c
S/
C
/J
T:
~II
ANN
£t
.4!
/1:
~/
:/0
.O
r
f1
l/
R~
S
13
(J
Nl
)L
e C
IIA
NN
eL
II.@
.O
F/
)$
SY
'j
P
E
l?
e
i7
lf
C
/lF
tfG
()/
?V
lJl
tJ
(IN
.)
t:J
1[)
r!J
(I/!
!.)
Pt
:1
2
C/
!.
@
~
=
-
¢
l2
h
.
/.
5
0
2
.0
0
/6
5
@
/'f:S
:
;0
.¢
-
0
5
8
/.
5
0
<!!J
©
5;0
=
//
e
.7
~
e
.5
0
4-
@
~9
::
:r
.
5
3
.
5
1
2
.5
0
2
~C
t-
lA
NN
E{
'
©
8t
/N
IJ
LE
l)I
A
.
76
IN
·
~/
2W
II?
ES
)
-
C
H
;fJ
N
N
eL
@
gU
N
!)t
.£
"Z
J/A
.
5
//
N
.
(5
9
%
//
t'
eS
)
.
D
..O
C
#4
N
N
E
L
A
B
t/
N
O
L
O
/A
/.
SO
/N
.(
42
~
/A
lIR
ES
)
C
#
A
N
N
E
L
@
)e
VN
l)
t.
~
.
o
/A
.
58
/1
\1
.
(6
4
W
IR
g'
S)
Fi
gu
re
6-
5.
C
on
ce
pt
N
o.
1
C
tJ
AN
N
£L
J1
j1e
./f
0.
(),
rK
IR
E
S
!3
tJ
AJ
D
t.£
I(k
:l.
a
T
A.
5S
Y'
.5
P
E
R
E
A
fI
C4
TE
~O
ey
/)
//l
(II
II-
)
P
E
L!
C
//A
N
/o
IlL
@
$I
G
.
~
/
c
G
~
=
4
3
5
/.
5
0
3
2
@
P
W
R
.
4(
/~
)
_
3
2
.
4E
I
-
Z
-
i
C'
1-
I,t
!J
NN
cL
.
S
IZ
IN
G
$/
6.
8e
/N
O
L.
E$
@
/.
5"
0
c,
</.
=
?:
5
0
IN
.
-
-
oW
R
BL
JA
!D
L.
ES
@
.
1
2
E'
<
/·
=
/.
6
8
IN
.
!Jt
J#
IJ!
..E
SP
/J(
"E
S
@
.
5
0
E
A
.
=
5
.0
0
IN
.
C/
IA
NI
/E
t.
W
liJ
TI
I=
/4
.1
8/
N
.
C
O
N
D
/T
/O
A
./
S
N
O
.
O
F
4
S
S
Y
's
=
3
2
T
tJ
T4
t
/Va
.t
J
r
IV
IR
E
S
@
/4
0
W
IR
E
S/
-4
SS
Y=
4
4
8
0
5
0
%
tJ
/'
W
/e
£"
s
TO
J/
E.
III
C
LE
/A
/T
E
R
,c
4C
E
=
2
2
4
0
5
0
%
()
r
W
IR
E
S
lJ
ET
J4
/c
EN
4
S
S
Y
'S
=
-
C
?C
'4
0
,
4L
.L
W
IR
E
S
2
2
A
W
f;
.-
.t
J6
2
0.
0.
E
M
I
C
,4
T
E
G
O
.e
/E
S
d
.
5
SI
(;N
"Q
t.
C
4
r£
6
o
,e
IE
S
h.
Z
"
c
'fV
£
C
4T
E
G
O
e/
E
s
@
J
4-
p
V
/£
E
C
,
P
c-
e
e
P
T
-
-
-
-
p
=
"
=
0
0
0
0
/
0
0
0
0
c.
0
0
0
0
0
0
0
0
.
3-
0
0
0
0
0
0
0
0
4-
0
0
0
0
0
0
0
0
5-
0
0
0
0
<C>
.
0
0
0
0
0
0
0
0
o
o
o
e
0
0
0
0
0
0
0
0
.
.
5
-
-
-
4
.
.
.
.
.
'
"
/0
Ii==
==
=-
L..
,...
1
"
=
SE
C
TI
O
N
A
·A
C
/,I
A
N
A
IE
L
@
5
S
IG
N
A
t
B
U
N
D
U
'S
@
/.
5
0
D
I4
(4
-.5
'5
W
IE
E
S/
lJ
tl
N
/)L
E)
C#
.4
J1
/N
EL
@
4
,P
jV
R
Be
/N
O
L.
ES
@
.4
2
l)I
A
(9
2W
IR
ES
/5
t1
A/
£)L
E)
IR
~L
--
--
~I
O-
--
-r
--
/4
.
1
8
-
-
o
fL
--
-.
..
,.
,
Fi
gu
re
6-
6.
C
on
ce
pt
N
o.
2
8C
O
III
LJ
/T
/O
N
e5
/.
IV
t'.
o
r
4
S
S
Y
S
.
.
3
c
c.
m
TA
L
NO
.(J
,rW
IR
E
S
cf
i)/
90
W
IR
E
S/
A
SS
Y
=
~4
80
}V
IR
ES
3.
5
0
g
O
F
JY
IR
ES
TO
VE
H
IC
LE
IN
TE
R
F
4t
.'E
=
c
t:
?4
0
H
IK
e
s
4.
5
0
%
0'
;:-
J'
V/
R
ES
BE
TW
EE
N
.
A
SS
Y
'S
=
2
2
4
0
W
IR
C
"S
S.
A
L.
l.
W
IR
E
S
A
R
E
2
2
AW
G
-
.
1%
20
.0
.
6.
£
U
I
C
AT
EG
O
RI
ES
d.
.
5
Sl
tJ
llI,
t7
t.
CA
T.
b.
,
2
P
N
E
C
A
T
@
"!
W
IR
es
/C
.4
r.
C
II
AN
N
EL
@
.
5/
G
.l
JO
NO
I.£
0/
04
.
7.5
>1
1/.
PW
R.
/J
U
N
G
LE
?J
/A
.
•
20
11
41
.
@
5
/(
;
4
.5
'5
/.
5
0
P
W
R
~c
;z
.
.
5
7
V
c.
NO
.o
rW
IR
ES
E
t/A
/O
t.
e
C
IIA
N
N
E
l
P
E
R
E
A
fE
CI
9T
.
01
04
(,o
No
)
®
S
/G
/0
9
.
7
.5
P
W
~
/
6
.
2
0
SI
G
NA
l..
BU
N
D
LE
D
IA
/.
5
0
,o
1V
.
Pi
VR
.
BO
ND
LE
D
/A
•
57
1A
1.
w ....
.
o
Fi
gu
re
6-
7.
C
on
ce
pt
N
o.
3
C
P
.4
N
N
E
L
©
k
lA
X
!3
U
'N
LJ
LE
f)/
,4
.
8(
)/
/v
(/.
;:>
0
W
/.
e
e
S
)
6
.5
0
C
h/
4N
N
eL
@
A1
.4X
.
JI
V/
R
E
8t
/N
IJ
L
E
LJ
/A
/./
0/
/1
/.
(z
Z4
Jv
/P
E
S
)
Fi
gu
re
6-
8.
C
on
ce
pt
N
o.
4
II
C
O
N
D
/T
/O
N
cS
::
/.
/Y
O
.
O
rA
$$
Y
'S
=
=
3
c
>
-
-
-
-
~
_
~
I
C
.
TO
T.
4L
IV
a
O
F
W
/E
E
S
I
@
/4
0
W
/R
E
s/
/lS
S
Y
=
4
4
8
0
',I
3.
So
%
IJ
rW
IR
E
S
TtJ
J/
EI
I/C
LE
)
I/'
IT
ER
FA
C
E
=
-
Z
C
40
-
,1
r
-
-
-
-
-
I
I
4
5
0
J;
o
r
W
IR
E
S
8E
TJ
l/E
EN
II
.
.
4
S
S
Y
's
=
=
Z2
~O
_
J:5
.A
IL
W
IR
E
S
cC
.//J
lV
G
-
·
tJ
02
a
o
.
r-
:=
==
=:
:::
:jl
1 1
0
.
E
k1
J
C
A
7E
G
O
e/
E
S
II
a.
S
S/
C
/V
4L
C
/lT
A
t;O
R
/c
S
~~
~~
~)
I
c.
c
"
o
N
E
C
4T
A
G
O
,e
/e
oS
11
@
4
W
/.
e
C
$/
e
A
T
:
:1
C
'A
lA
N
N
cL
@
~
x
.
81
//'
1/
)(.
£
O
/A
.
5.
.5
IN
(~
O
}'
V
IL
es
)
A
ve
:
N
O
.
O
r
W
IR
E
S
O
U
N
L>
LE
CJ
lA
NN
EL
N
tJ
.O
rA
SS
YS
I-I
AN
N
EL
P
€
2
e
M
/C
,tJ
TE
GO
R'
lZ
JI
4V
AJ
.)
WID
TJI
(IM
~,
P
E
e
e
ll.
@
8
«
;0
)=
~c
4
/.
/0
tb
.5
0
8
@
.
5
(/2
0)
=
0
0
.
5
5
c
.s
o
2-
C
2
(0
0)
=
/2
0
.
8
0
c
.s
o
e
D. Concept 4
This concept consists of four vertical rows of replaceable assem-
blies with connectors mounted on the front surface. Individual wir-
ing channels containing all seven EMI wiring categories are located
underneath each vertical row of assemblies. Each channel has
metallic separators for shielding between EMI categories to enable
closer bundle spacing to be achieved. The wires from the lower
channel egress between every second assembly to provide the inter-
connection to two assemblies. The spacing between horizontal rows
of assemblies would also be used for any cross wiring if required.
6.2. 2. 2 Tradeoff Study Assumptions
The following criteria was assumed as common to all of the installation
concepts for the purpose of the tradeoff study.
A. The same replaceable assembly form factor excluding connectors is
used in all installation assemblies.
B. Similar structure and cold-plate system.
C. A wiring system which will accommodate a complex of 32 basic
replaceable assemblies with 70 of the 140 wires per assembly going
to or from the installation section interface.
D. The same round connector family.
E. Flexing or bending of wires at the replaceable assembly interface
when disconnecting or connecting the interface connectors during
maintenance is considered acceptable from reliability standpoint.
Extensive tests on previous programs substantiate this approach.
F. The use of a hand held tool to disconnect or connect the replaceable
assembly connectors is acceptable if connector spacing does not
allow for direct hand operations.
G. The possible removal of replaceable assemblies to .gain access for
installation as sembly wiring modifications is acceptable since wiring
maintenance is considered a secondary requirement.
H. The following tradeoff parameters are listed in order of highest
weighting factor.
1. Ease of replaceable assembly replacement (crew time).
2. Weight
3. Volume usage.
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1. Only seven EMI categories will be considered for the purpose of the
tradeoff study.
6. 2. 2. 3 Tradeoff Study Evaluation
The tradeoff study evaluation is summarized in Table 6-2. The important
design parameters were compared and evaluated for each of the four installa-
tion section concepts. Based on these comparisons, the concepts were
selected in the following order of desirability:
Concept 4
Concept I
Concept 2
Concept 3
The prime advantages of Concept 4 over the other concepts are as follows:
A. Relative to Concept 1
1. Better utilization of volume and frontal area.
2. Easier to manage wire routing in the cross channels to mitigate
potential EMI problems.
3. The capability of accommodating multiple-form factor incre-
ments of the basic replaceable as sembly in both the horizontal
and vertical directions is feasible whereas this is not feasible in
the horizontal direction for Concept I without blocking off main
wiring channels.
4. Ease of fabrication of wire harnesses since there are fewer
wire bends per wire and each harness would be less complex in
geometry.
B. Relative to Concept 2
1. Better utilization of frontal area.
2. Better access to the replaceable assembly connectors, resulting
in less crew time and reduced risk of wire damage during
assembly replacement. Concept 2, however, could have as
many as eight connectors and the respective cables within each
2 -inch increment of the main wiring channel resulting in exces-
sively high wiring density, which prevents easy access.
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Table 6-2
INSTALLATION STUDY EVALUATION SUMMARY
Design Parameters Concept 1 Concept 2 Concept 3 Concept 4
1. Percent volume usage efficiency, 28 percent 40 percent 19 percent 33 percent
as s embly volume
Assembly and structural and wiring
volume
2. Percent frontal area usage efficiency 50 percent 56 percent 35 percent 62 percent
assembly area
Assembly and wiring
3. Connector acces s Good Very difficult Good Good
4. Wiring acces s Difficult, Very difficult, Excellent, Difficult,
may require may require assembly may require
assembly assembly removal assembly
removal removal not required removal
5. Capability of EM! mitigation Fair Difficult Good Good
6. Wire support complexity, number 3 2 2
of bracket types
7. Ease of harness fabrication Fair Very difficult Good Good
8. Structure
a. Installation sizes Good Good Good Good
b. Assembly sizes Fair Fair Fair Excellent
9. Capability of cross channel wiring Good Excellent Excellent Good
10. Ease of assembly removal Good Difficult Good Good
(connector
access)
11. Weight (lb)
Assembly 5. 00 5.00 5. 00 5.00
Related structural per O. 32 O. 17 0.38 0.27
assembly
Related wire supports O. 64 0.58 1. 60 0.55
per assembly
Total (lb) 5.96 5.75 6. 98 5.82
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3. Easier to manage wire routing to minimize potential EMI
problems. Concept 2 would overlay many cables to the assem-
bly, crossing over each other.
4. Ease of fabrication of wire harnesses because wiring density
and complexity are much less.
C. Relative to Concept 3
1. Much bette r utilization of volume and frontal area.
2. Easier to manage wire routing in the cross channels to mitigate
potential EMI problems. Concept 3 could have the as sembly
cables crossing each other.
3. Less support structure weight per replaceable assembly. Con-
cept 3 has wider cross channels, resulting in a need for longer
lengths of support structure.
The major disadvantage of Concept 4 is that the replaceable assemblies must
be removed as required to effect any major wiring maintenance. However,
since wiring maintenance is considered a secondary requirement, this param-
eter is not a major weighting factor.
6.3 SELECTED DESIGN CONCEPT
Based on the evaluation of the design tradeoff study, Concept 4 was selected
as the optimum concept for meeting Modular Space Station requirements.
The total installation section concept is shown in Figure 6-9.
A description of the major features of the selected concept is as follows:
6. 3. 1 Modular Installation Section
The modular installation section (see Figure 6-9) consists of a support struc-
ture capable of acco~modating individual or groups of replaceable assem-
blies, an interconnecting wiring system, and a heat-transfer system with
access from a common plane for in-orbit maintainability of the assemblies
and wiring.
6. 3. 1. 1 Installation Section Support Structure
The basic structural elements, Figure 6-10, consist of an "I" beam shaped
extrusion with integral coolant lines for mounting and cooling of replaceable
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376
Fi
gu
re
6-
10
.
B
al
ic
St
ru
ct
ur
al
M
em
be
rs
A
S
S
E
M
B
L
Y
'
#
O
t/
N
T
/N
G
S
U
P
P
O
R
T
S
7R
t/C
Tt
/R
E
W
IT
j./
C
O
O
L
~
N
T
L
IN
E
S
(E
X
r,
eU
S
IO
N
#-
1)
o
o
j1
//F
E
#
A
R
N
E
S
S
$
C
/p
p
o
e
r
S
T
R
V
C
T
t/
R
£
(£
K
r.
eU
S
IO
N
:H
iE
)
electronic assemblies and a wiring support channel extrusion containing
longitudinal fins for wire routing and EMI separation. Since both of these
elements are inexpensive extrusions, varying lengths can easily be used to
fabricate different sizes of the installation section as required.
An integrated support structure is built up of a number of two basic element
assemblies mounted side by side and bolted to top and bottom cross members,
which in turn are mounted to the vehicle structural interface.
6. 3. 1. 2 Wiring System
The wiring system consists of the integration of a series'of wire harness
runs installed in specific EMI category channels in the bottom of the basic
fin-shaped wire support member. The wires, grouped according to a speci-
fied EMI category, egress from these channels up to the respective
connectors on top of the replaceable assembly (see Figure 6-11).
With this wiring technique, management of the wiring complex is rigorously
controlled since the routing in each wire channel is defined. Wire bundle
size in many cases is minimized as wiring from the vehicle interface is
divided between vertical rows of the replaceable assemblies. Where
required, the interconnection of horizontal rows of replaceable assemblies is
achieved in the horizontal space between assemblies.
The vehicle wiring interface is established in a wire channel at one or both
ends of the structural complex. The wires egress from the fin shaped chan-
nels and are interconnected in the wiring cross channel in their respective
EMI categories. The vehicle interface connectors are mounted on the bottom
surface of the cross channel and connected to the appropriate wire harness.
Wiring costs should be minimized because wire harnesses would be prefab-
ricated with minimal jigs or could be fabricated within the structural
complex.
Round connectors with crimp-type pins and sealed rear insertion are contem-
plated at this time since they are well qualified.' Rectangular connectors,
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with s orne development, would offer certain advantages, particularly in
space utilization.
6. 3. 1. 3 Heat Transfer System
The heat transfer system consists of coolant lines integral to each of the
basic "I" shaped structural member. This provides the capability of redun-
dant coolant lines, which are interconnected independently in the cross chan-
nels at either end of the structural complex. The vehicle interface
connections are located in these cross channels. This arrangement creates
a short heat path between the coolant line and the mounting bolts of the
replaceable as sembly, thereby minimizing the thermal gradient acros s the
interface.
Heat pipes could also be mounted to the sides of the "I" shaped structural
member if this cooling technique proved to be more desirable. An investi-
gation into use of heat pipes for cooling in lieu of a fluid flow cooling tech-
nique should be continued. Use of heat pipe techniques at the vehicle
interface hinge line may provide an ideal interface that would allow
disconnection (during a period when the equipment enclosure is required to
be moved, such as for exterior wall inspection) without danger of loss of
cooling fluid.
A heat-transfer capability of 20 watts per replaceable assembly could be
achieved with a coolant-fluid temperature of 90 0 F.
In the event of a damaged coolant line, the respective side of the "I" shaped
structural member could be easily removed and replaced without disrupting
the entire installation complex.
6.3.1.4 Replaceable Assembly
The basic replaceable assembly has a form factor of 9 in. long by 7 in. high
by 2 in. wide, as shown in Figure 6~ 12.
The assembly has the follOWing basic features:
A. The assembly consists of a top and bottom plate, each bolted to two
extruded side plates. The top plate contains the wiring interface
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connectors and mounting provisions for two 5- by 7-in. printed
circuit boards containing about 150 discrete components per board.
These boards could also be used for mounting thick film substrates,
which would result in achieving much greater packaging densities.
The bottom plate is used for mounting any high heat dissipating
devices as required. The open sides of the assembled unit are
covered to inhibit potential EMI or flammability problems.
B. The heat-transfer interface area around each bolt is about 2. 50 sq
in., or about 5 sq in. for each basic assembly. Each assembly has
the capability of dissipating 20 watts.
C. The assembly has two captivated O. 25-inch-diameter mounting bolts,
which are visually and physically accessible and also replaceable if
damaged.
D. Keying of the assembly is accomplished by providing a family of
pins with different locations in the ifIll shaped structural element and
mating holes in the replaceable assembly.
E. Multiple sizes within the family of the basic replaceable assembly
are achieved as the side supports of the assembly are made from an
extruded shape, which can be readily cut to any length.
F. The estimated weight for the basic replaceable assembly IS
5 pounds.
G. Larger replaceable assemblies will retain the standard length
(9 inches) and height (7 inches), the width may be increased in
2-inch increments.
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Section 7
CHECKOUT LANGUAGE
The objective of this portion of the study was to develop the definition of a
higher-order, test-engineering-oriented computer language suitable for the
Space Station (and similar manned spacecraft). It is anticipated that this lan-·
guage will be utilized for the preparation of all Space Station checkout pro-
grams, both for preflight and on-orbit use. These test programs will for the
mo st part be prepared on the ground in advance of actual use and stored for
callup as needed. As will be pointed out, however, requirements also exist
for on-line preparation and modification of procedures, and this function will
utilize portions of the language. Further, it will be seen that the checkout
language encompasses many characteristics that are pertinent to all auto-
mated onboard functions, including subsystem control and experiment opera-
tions. It is therefore postulated that one general and sufficiently flexible
programming language could be used to create all DMS programs.
The definition of the checkout language was developed by fir st examining
previous efforts in the design of such languages in an effort to benefit from
them. Design requirements relative to the Space Station were then identified,
and design objectives were formulated. The definition is the end product of
these analyses.
7. I LANGUAGE SURVEY
7. 1. I Language s Considered
The Automatic Checkout Language (ACL) survey considered the following,
which represent a cross-section of the spectrum of ACL's that have been
developed to date.
ATOLL (Acceptance, Test, or Launch Language)
This language is the result of a continuing design by the NASA Automation
Committee, comprising representatives of NASA and the Apollo contractors,
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for ground checkout and prelaunch testing of Saturn launch vehicles.
Although it falls short of state-of-the-art ACL design in several respects,
ATOLL has been used actively for several year.s, probably substantially
more than any other ACL. Any new design would experience problems in
gaining acceptance if it did not at least incorporate the test programming
features provided by ATOLL.
TOOL (Test-Oriented On-Board Language)
This language, developed by Martin Marietta, has features not available in
ATOLL, these being provision for fully automated integrated multitesting,
and options to make test programs more readable, although far from English
sentence-like in structure. The language is highly specialized to a particular
onboard checkout system (OCS). Stimulus and measurement parameter s
must be specified in detail in the program, as compared with being main-
tained in a Iidictionary. II
DMSO L (Data Management Sy stem - Operational Language)
This language, also known as OCS Test Language and OCS II, is a moderate
departure from TOOL defined by General Electric. Its more significant
differences make it lean toward ATOLL, in that fixed fields are used and
highly abbreviated modifier s are required fo rms. DMSOL is the language
adopted for use on the OCS breadboard at NASA MSC, and it is very special-
ized to that hardware. Test procedures are compiled and executed under
control of a very powerful software ope rating system.
STOL (Saturn Test-Oriented Language)
This language was developed by MDAC (then Douglas) for the ground checkout
of the SIVB stage, and has undergone very extensive use in that connection.
STOL is a simple, English-like language that features the provision for
reference to test equipment and vehicle points by English descriptive names
as long as 40 characters. Specific information regarding these points was
kept independent from the language, in a dictionary, for use at execution
time.
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MOLTOL (MOL Test Oriented Language)
This language was under development byMDAC for the Manned Orbiting
Laboratory (MOL) program. It was based on the higher-level language
PL/l, had capabilities for very general purposes, allowed declaration of
and operations on a large variety of data types and structures, and incorpo~
rated STOL as a subset of its test language statements. MOLTOL's point of
distinction lay in being the fir st test language designed ·for automated
integrated or subsystem multitesting.
ATLAS (Abbreviated Test Language for Avionics Systems)
This language was developed by the Airlines Electronic Engineering
Committee under the auspices of Aeronautical Radio, Inc. (ARINC). It is the
classical example of a language designed for "bench testing, II making exten-
sive provision for the measurement of detail signal characteristic s, as
opposed to stage testing, where the values and presence or absence of signals
are essentially the only characteristics of concern. Unhampered dissemina-
tion of procedures written in ATLAS was a chief objective, so inevitable
variations of test equipment between using airlines' maintenance installations
were made transparent by making test equipment nonaddressable except as it
impinges on connector pins of the unit under test (UUT).
7. 1.2 Fundamental Characteristics
The first systematic comparison and tabulation of properties of the above
languages is presented in Table 7-1, Fundamental Characteristics of
Language Surveyed. The abbreviations used have meanings as follows:
Opt. optional
Req. required
Opr. by operator
Prg. by program
TBD capability intended, but not defined, in available
documentation
Lim.
Mod.
Ext.
limited to one binary operation at a time
moderate capability for formula evaluation
extensive
The characteristics considered are defined as follows.
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Table 7-1
FUNDAMENTAL CHARACT ERISTICS OF
LANGUAGES SURVEYED
Characteristic ATOLL TOOL DMSOL STOL MOLTOL ATLAS
Englis h - sentence- No No No Yes Yes Yes
like statements
Fixed-field Yes No Yes No No No
statements
Abbreviated language None Opt Req No No Req
vocabulary
English-like No Opt Opt Yes Yes Yes
variable names
Coded internal Yes Yes Yes No No No
variable names
Coded test point Req Opt Opt No No Req
designations
Dictionary of Yes No No Yes Yes No
instrumentation data
Multiprogramming No Yes Yes No Yes No
capability
Monitoring No Yes Yes No Yes No
(concurrent,
software)
On-line data input Opr No Prg Opr Both No
capability
On-line statement No No TBD Yes Yes No
input and execution
On-line program No Yes Yes Yes Yes No
change capability
Selective control of No No No Yes Yes No
test progres s
Bench testing No Fair Fair No No Yes
suitability
Computational Lim Lim Mod Mod Ext TBD
capabilities
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7. 1. 2. 1 English-Sentence-Like Statements
Everything to the right of the characters that identify the statement (name,
"verb" , operator, "element") is in variable field forma.t, in phrases almost
always introduced by "keywords" (TO, UNTIL, etc), which at once lend
readability and identify the parameters of the phra.se.
7. 1.2.:2 Fixed-Field Statements.
All source input lines have imaginary predefined breaks at the same charac-
ter positions, regardless of statement type. At least one field is occupied
to identify the statement. Different statements may very well use the. same
fixed field to contain parameters of different types. Sometimes a part of a
statement is allowed to cross fixed-field boundaries, because of space limi-
tations. Note that TOOL is not clas sed as being either of this or the above
type, becaus e its variable fields often contain only numeric values.
7. 1.2.3 Abbreviated Language Vocabulary
The element names and alphabetic parameters have optional, but specific,
abbreviations. The operators of ATOLL, the modifiers of DMSOL and some
of the keywords of AT LAS have fixed forms, which are abbreviations of from
two to four letters. A number of these abbreviations are not intrinsically
meaningful, nor are they to industry-wide standards as are the abbreviations
for engineer ing units.
7.1. 2. 4 English-Like Variable Names.
User-defined names can be used for variables, which can be as meaningful
as the language's size limitation permits. TOOL, DMSOL, and ATLAS allow
names of only seven, eight and sixteen characters long, respectively; and
they must be defined in each program in which they are used. STOL and
MOLTOL allow names 40 and 28 characters long, respectively, and all
external function names are predefined in the dictionary.
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7.1. 2.5 Coded Internal Variable Names
A I!yes II here means that all available internal variable cells have been
assigned fixed symbols, such as DO-D9 or BSOO-BS99. DMSOL does allow
the user to equate these to other symbols, although limited to eight charac-
ters. STOL, incidentally, uses coded names for time cells, TCxx. In any
case, no satisfactorily meaningful identification of the content of such cells
is provided for.
7.1. 2.6 Coded Test Point Designations.
Test points are named according to a fixed format code, part of which may
car ry significance, but which never provides a full functional description of
the signals involved. For example, DIl27 could be a discrete input, but the
number 127 does not impart any further information. TOOL, DMSOL, and
AT LAS do allow these to be equated to user-defined names, but limited to
7, 8, and 16 characters, as mentioned above. In ATLAS, the user-defined
name can refer to test points or any or all of the attributes of a signal to be
measured or applied there.
7. 1.2. 7 Dictionary of Instrumentation Data
This is a file of information separate from all test program statements,
which holds all of the data about each signal, checkout equipment accessible
point, and vehicle test point that will be relevant at execution time for all of
the commands, requests, and measurements in all of the test programs.
Some of the kinds of information that might be included are precise defini-
tions of wave shapes to be issued or expected, relay command codes, single-
bit masks for multidiscrete inputs, the number of the assigned converter, and
coeffic ients of the calibr ation equation. The file may be subdivided by sub-
system or otherwise, but it is basically organized by name and data pertinent
thereto. The alternatives to a dictionary are to include the information in
test statements or build it into the operating system. Use of a dictionary
data file removes dependence of the language upon particular hardware,
makes changing of the data centralized and easier, and facilitates configura-
tion control of both the programs and the equipment.
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7. 1.2.8 Multiprogramming Capability
For the most part, this is provided by the operating system, but statements
are needed to enable the capability. In addition, MOLTOL has statements to
synchronize concurrent programs where desired, and to selectively lock out
inte rfe rence.
7.1. 2.9 Monitoring (Concurrent, Software)
ATOLL and STOL do not have or need this capability because the desired
extent of concurrent equipment status monitoring is performed by hardware.
However, software monitoring would be more economical and flexible. On
the other hand, on a future manned space vehicle, the sheer volume of data
that will need to be monitored to make long-term orbital periods feasible,
among other considerations, leads to the belief that monitoring by a central
computer will be concerned almost only with status words maintained by
remote built-in or accessory test equipment (such as the Remote Data Acqui-
sition Units on Space Station) which will perform the clas sical monitoring for
out-of-limits conditions.
7.1. 2.10 On-Line Data Input Capability
It may be desirable to allow an operator the ability to set or alter a care-
fully restricted set of internal test program parameters, while the program
concerned is temporarily halted or otherwise active. A safer, more
restricted capability is to let the program request data inputs, or advice,
at certain points, where the operator inputs are not only screened for
acceptable value by the program or operating system, but can only affect the
one pre-programmed spectrum of alternative action that the input influences.
7.1. 2.11 On-Line Statement Input and Execution
Particularly in a manned orbiting vehicle, great care must be taken in speci-
fying the circumstances under which this capability would be allowed, if at
all, and then what particular statements would be allowed. In a vastly safer
environment, the on-line commands for the OCS breadboard at NASA MSC
were the one element yet "to be determined" as of October 1970, the date of
available documentation of the on-line, or "control!! language associated
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with DMSOL. However, requesting of (standard) displays should always be
provided for, although such displays must be displaceable by any preprogram-
med need for the display space that may subsequently arise.
7.1.2.12 On-Line Program Change Capability
This, in the orbital situation, is the most potentially dangerous on-line capa-
bility. It should be ruled out absolutely for test programs affecting space-
craft operational subsystems, except possibly for alteration of parameters;
i. e., on-line data input by the operator. With suitable interlocks, it might
be acceptable to change experiment control pro grams aloft. On the ground,
program changes (whether made on-line or not) should be subjected to veri-
fication procedures just as the original program was. The MOLTOL on-line
modify mode permitted change s, providing they did not introduce any com-
mand that belonged to a command subset already allocated to some other
active, concur rent te st program.
7.1. 2.13 Selective Control of Test Progress
By this is implied not just the alternative actions available at preprogrammed
halts, but the capability of the operator to execute a program between pre-
programmed safe pausing points, or to initiate a special procedure for back-
ing up to a previous safe point. These features, provided by STOL and
MOLTOL with the assistance of their operating systems, have been found
very useful in factory and prelaunch checkout, although they have less
apparent relevance in on-orbit operations.
7. 1. 2.14 Bench Testing Suitability
It is possible that some advanced manned space vehicle will have enough shop
space to permit some on-orbit repair of modules whose faults have not been
precisely identified, and which have been replaced by spares. In that case,
separate bench testing programs might be employed, and ATLAS or some
derivative would be a prime candidate for the source language of those
programs. The UTEC (universal test equipment compiler), developed by
U. S. Army Missile Command, is also recommended for consideration.
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This kind of testing would defintely be conducted in ground maintenance
depots. In any case, bench testing is out of the scope of the checkout lan-
guage task undertaken. The analysis of the ATLAS language proved worth-
while, however, if only for the discovery of two of its features; namely, the
TABLE data structure and programmed timing of the execution of future
statements.
7.1.2. 15 Computational Capabilities
Intended to be included here are any capabilities for manipulation of data,
whether arithmetic or othe rwise. In ATOLL and TOOL, this capability is
limited to' one e lementar y ope ration between two number s per statement. In
DMSOL and STOL, formulas containing elementary operations and parenthe-
tical expressions can be evaluated, the value being "assigned" to a named
variable. In MOLTOL, the formulas can be of almost arbitrary complexity,
the array variables being allowed subscripts that can be of any permissible
formula, the operations allowed including all the elementary functions, and
any mixture of data types being allowed. Arguments can also be any permis-
sible formula, and character and bit manipulation is provided for. Three
special list-type data structures are defined, and special logical operations
are supplied for them. Omitted, strangely, are any operations between
ar rays; e. g., matrix alge bra.
7. 1.3 Detail Character istics
Table 7-2 presents characteristics of the languages surveyed at a consider-
ably more-detailed level.
7. 1.3. 1 Fundamental Concepts
This lists the structural philosophy, nomenclature and restrictions if any for
a single test program; the extent to which time-shared program execution can
occur (as implemented by the languages' operating systems); the scope of
existence (i. e., globality) of the various kinds of variables of each language;
and how overlays are handled where information regarding this is known.
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7.1. 3. 2 Character Set
This lists, in essence, the deviation (if any) from the standard set of
FORTRAN IV. Not surprisingly, there are only two differences. The
FORTRAN special characters are + - lie I = • , ( ) $ blank. Many more
special characters are available on most makes of keyboard today, but the
advantages of using any of them must be balanced against the possible burden
on the memories of users and loss of compatibility with the older keyboards,
many of which are still in extensive use.
7. 1. 3. 3 Statement Format
This lists all the kinds of fields found in the formats of all the languages,
where they occur in the statements of each language, if at all, and what the
permissible contents of the special fields are, if used. All of the formats
are given in terms of source input as if from cards, except ATLAS, which
assumes a free-form appearance to allow for serial input (such as from
paper tape) where the order of fields is prescribed, and the content of a used
field identifies its presence. MOLTOL is also like this by specification, but
in practice, as with ATLAS, a coding form with fixed special fields was
adopted.
7.1.3.4 Constants
This lists all of the types of fixed character strings encountered in all of
the language s, thus comprising all constants, purely numeric and otherwise.
For the languages that allow them, rules for forming the various constants
are given. In no language can all kinds of constants (even numeric) appear
wherever some kind can appear. The exceptions would have to be given
statement-by-statement, and this will not be done. It seems worthwhile
simply to take note of great variation in usage rules for constants, and
resolve to improve on this situation in future de signs.
7.1.3.5 Variables
This first gives the naming conventions and variable name-size limits, and
then lists all of the types of computer-internal single-element variable types
encountered in the survey, followed by information regarding external
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variable names and engineering units. Variables of a language may all be
named according to the naming rules first given, except as noted. Limita-
tions on the numbe r of variable storage cells available are given as pertinent.
All single -element internal variable s require only one storage cell each,
exc ept as noted.
l'External variable'l means the name of a function or point of the test equip-
ment or article under test. Note that the value, state, or other characteris-
tic of the function or point is not implied by its name, except that in MOLTOL
the mention of a measurable external function in a formula does cause the
reading of its value, which is then utilized in evaluation of the formula. If
values of external variables are to be I'remembered, II they must be kept in
internal variables. (ATLAS automatically saves the last value read in the
global variable MEASUREMENT.) Other characteristics of external varia-
ble s are either wr itten explicitly in the appropr iate language statement or
kept in the instrumentation data dictionary. The characteristic 'Iengineering
units, 11 where allowed, may be optional; even if required, they may be
ignored. If relevant, the operating system uses that information in the con-
ver sion proces s between external digital data and an internal value in
engineering units.
7. 1.3.6 Multi-Element Variables
This lists all of the types of internal variable data structures encountered
that allow definition to include more than one element or value under a single
overall name. The type called Ilarrays'l is the same as that in FORTRAN.
STOL array subscripts may be no more complex than an index variable plus
or minus a digit, while MOLTOL array subscripts may be any evaluable
expression. The rules for subscripting and using MOLTOL lists are quite
extensive and will not be given here. The salient feature of these lists is
probably that mention of the name of a list, unsubscripted, causes the con-
textual operati,on to be applied to all members of the list, just as in
FOR TRAN all elemencs of an array can be input or output by mentioning the
unsubscripted name of the array in an appropriate statement.
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7. 1.4 Statements Provided
Table 7-3 is a side-by-side compendium of the operators (statement names,
"verbs") found in the languages surveyed, grouped by statement categories,
with those on the same row having at least a clear similarily of function.
However, some equivalent statements have fairly substantial differences in
detail, which for space considerations are not presented. The table does
serve to demonstrate the entrapment of the English language, as in some
cases each language uses a different synonym for the same function, while
in other cases the same word is the operator for different functions; note
the use of both END and RETURN for both the physical and logical conclusion
of a subprogram, for example.
In some cases, again because of space considerations, the word shown is a
modifier to be used in the generic statement of the concerned category, in
order to create a statement functionally equivalent to those using the operator
names given on the same row. Blank entries indicate no capability, accord-
ing to the latest available documentation.
7.1.5 Strengths and Weaknesses
A critical analysis of the language characteristics tabulated above leads to
the identification of the following advantages and disadvantages exhibited by
the language s surveyed.
ADVANTAGES
English-sentence-like statements
Abbreviations optional except standard
Engineering function names allowed
Dictionary of instrumentation data
Computational capability for checkout
Capability for multiple actions via tables
Provision for multi-integrated testing
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DISADVANTAGES
Fixed field format
Required nonuniversal abbreviations
Coded names of variables required
Hardware dependence in language
Excessive manipulative capabilities
Only single-action checkout statements
Only one execution sequence at a time
None of the languages surveyed or otherwise known of possesses all of the
above advantages, and in some case s the degree to which a language can
claim an advantage is not considered adequate; e. g., names of engineering
functions that are limited to seven or eight characters simply cannot be
explicitly meaningful except in rare cases.
It is not pertinent nor possible to "grade" the languages surveyed, because
of overriding considerations that are not the concern of a task that attempts
to define what a future checkout language (that for the Space Station) should
be like. For example, ATOLL has mo st of the disadvantages listed, as well
as others not shown. This would be generally agreed, yet ATOLL is an
extremely viable checkout language today, because of the investment in train-
ing and accumulation of experience over many years. Furthermore, ATOLL
has a limited but invaluable form of "capability for multiple actions via
tables" in its statements dealing with "profiles" and "discrete-allow" tables.
Some specific objections to fixed-field format are as follows:
A. Straightforward listings of (ATOLL) program cards are unreason-
ably hard to read because there are no spaces between the fields.
B. The necessarily small fields lead to unacceptably brief abbreviations.
C. The potential advantage of fixed-field format (namely, fields with
dedicated us es so labeled) is largely 10 st to ATO LL and DMSOL,
because the large number of different items that may appear in the
statements as a whole force the languages to use a given field for
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different items in different statements, or to use a shortened
variable field anyway, as a catch-all. This leads to column labels
as vague as I'Value, II IIVariablC'," IIModifier," or "Field 1, II
"Field Z, " etc.
It seems reasonable that universally accepted abbreviations for engineering
units should be used, but in the interests of readability' and comprehensibility
with absolute minimal training, any other use of abbreviations should either
be disallowed or optional.
For the same reasons, it should at least be optional to apply engineering-
English names for test points, instrumentation, and computer-internal data.
An option is proposed for output listings whereby all names would appear
either in their coded form, or in their word-described form.
There will not be unanimity about the desirability of a dictionary, because
there is some resulting loss of immediate visibility of the detail characteris-
tics of stimuli ,:"nd measurements in the statements naming them. However,
listings of these details can be provided. The insulation of checkout pro-
grams from hardware changes, and the possibilities for automated, tight
configuration control that a dictionary provides, are felt to be a very worth-
while exchange for the nuisance of coding of hardware information in checkout
programs.
MOLTOL's main weakness, paradoxically, lies in the strength of its capa-
bilities for manipulating data, that are far beyond the needs of almost all test
engineers. As will be proposed in the language design presented here, where
the need for a very large range of a given type of capability is anticipated,
considering all users, the capability should be partitioned and allocated to
language subsets. Individual users would only be taught relevant subsets.
such that the training and acceptance problems would be greatly eased,
overall.
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As already mentioned, the "capability for multiple actions via tables" seems
very desirable, and is found in the proposed language in a form extended and
generalized from ATOLL.
Capability for concurrent subsystem testing and integrated systems testing
seems a must, particularly in the autonomous, potentially time-critical
environment of the Space Station.
7.2 FUNC TIONAL REQUIREMENTS
The onboard checkout system (and thus the OCS language) is in effect a tool,
interfacing with the crew on one side and with the subsystems on the other.
Requirements for these interfaces and some general considerations are dis-
cussed below.
7.2.1 General
A number of general considerations are applicable to the design of a checkout
language such as the skill of the user and the nature of the application.
These are discussed in the following sections.
7.2.1.1 User-Skill Category
Experience indicates that the r.'"lost effective development of checkout pro-
grams results from providing knowledgeable, responsible engineers with a
sufficiently high-level, problem-oriented language to describe the requisite
test procedures. It is therefore intended that the language shall be effec-
tively usable by design, test, and flight engineers and system specialists
having no prior programming experien<,::e, and after only a very few days of
training. It shall therefore be possible for programmers to use the language
effectively also, provided they are given sufficiently detailed testing require-
ments or thorough indoctrination in the subsystems to be tested.
Regardless of who performs checkout program development, there is a need
for the language compiler output listing to be readable and meaningful to crew,
engineering, quality assurance, and other personnel. This permits direct
utilization of the compiler output as a printed procedure for reference, con-
figuration control, selloff, and other purposes requiring readable
documentation.
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7.2. 1. 2 Usage Location
It is assumed that the great majority of checkout program development will
be accomplished on the ground, even after the Space Station is on orbit. It
is projected, however, that the need will exist for onboard personnel to be
able to modify or add to the checkout program repertoire, possibly because
of time urgency or simple expediency in getting a job done. This usage can
be conveniently made at the interactive controls and display consoles that
will exist for spacecraft and experiment subsystems control. For conven-
ience and minimization of training requirements, it would be highly desirable
for the checkout programs on the ground to be developed at the same (type
of) consoles, which will undoubtedly exist anyway for preflight tra ining of
all onboard per sonnel.
7.2.1.3 Level of Testing
To meet the objective of the onboard checkout system (OCS), the Space
Station checkout language must have capabilities for fault isolation to a line
replaceable unit (LRU) in any circumstances where this is meaningful and
feasible from the viewpoint of instrumentation. This translates into require-
ments for substantive logical analysis and data handling capability on the part
of the software. Virtually all forms of Space Station data can be involved,
including subsystem and experiment data, crew interfaces, and internal DMS
data.
In addition, the OCS must have capability for accommodating higher levels of
checkout, including integrated system testing, sometimes in parallel with
other operations. This imposes requirements on the checkout language for
orderly subsystem checkout program execution, concurrent with other check-
out or operational programs.
7.2.1.4 Mission Phase
While the capabilities of the checkout language are primarily intended to suit
it for development of programs for orbital checkout, the result is a language
that may also be used in preflight and ground-support operations involving
testing down to the LRU level and up to integrated systems level. Such
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testing could take place at fabrication as well as launch sites, and would be
included in prelaunch operations concerning Space Station lTIodules of all
types.
It is considered that the Space Station checkout language must be able to
support the checkout requirements of experiment subsystems, although these
are far from being precisely defined at this time. It can be safely assumed
that telemetry will be involved (e. g., for free-flying modules) and that cali-
bration will be required for a wide variety of sensor systems, including
imaging. Expe riment checkout may require the specific po sitioning of
experiment modules or of the Space Station, implying the need for coordi-
nated cooperation of GNC functions. Finally, the Space Station may provide
interim checkout capabilities to docked logistics vehicles.
7.2.2 Subsystem Checkout
The following subsystems are identified as requiring checkout support:
A. Guidance, navi gation, and control
B. Environmental control and life support
C. Communications
D. High-thrust propulsion
E. ~w-thrust propulsion
F. Data management
G. Structure
H. Docking provis ions
1. Experiments
7.2.2.1 Signal Types
Data inputs and data outputs that the OCS will make concerning subsystems
are signals defined as measurements ,and stimuli, respectively. Both of
these signal types find further subdivision into analog, bilevel (discrete),
and digital (multi-digit binary codes or integers). Of course, analog signals
as seen by the computer are also digital (conversion having taken place
externally), the main difference being that the digitized analog values are
subject to possible need for scaling and calibration. Analytic or format
conver sion may be necessary at the input-output interface for any signal type.
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The OCS programs may be concerned with at least two other signal types,
but indire ctly in essence. RF stimuli can be generated in the communica-
tions subsystem when appropriate, via remote discrete control by the com-
puter. RF measurements are reduced to bilevel or digitized analog forms,
where needed by the computer. Pulse stimuli (i. e., discretes held for
specified periods of time, possibly repeated periodically) can be handled in
the same way as RF stimuli, but in the case of single pulse s of moderate to
long-duration the language can easily supply the capability to issue these.
Pulse measurements will be reduced by subsystem instrumentation to digital
values, e. g., pulse durations, pulse repetition rates, etc.
7.2.2.2 Signal Characteristics
Following are listed typical LRU level devices along with representative
measurements associated with the performance. While not exhaustive, the
list is indicative of the concerns and the conversion problems of the check-
out programs:
Devices
Gas storage vessels
Valves
Heater s
Accumulator s
Pumps
Filter beds
Urine purification assemblies
Solar panels
Batter ies
Relays, contactor s
Circuit protection devices
Hatch seals
Transmitters
Rec eiver s
Gyros
Star tr acker
CMGs
Measurements
pressure, temperature
pos ition
temperature, current
pressure
rotation speed, pressure differential
temperature, humidity, pressure
flow, ph, temperature
current, voltage, temperature
voltage, temperature
pos ition, coil voltage
test current, position
pressure
RF power, frequency
AGC level, output level
temperature, rebalance commands,
output signals
gimbal position, dissector output
spin rate, vibration, bearing
temperature
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7.2.2.3 Checkout Functions
The following checkout functions have been identified:
A. operational status
B. caution
C. warning
D. periodic
E. trend analys is
F. fault isolation
G. reconfiguration
H. calibr ation/ re -certification.
The term. " s tatus monitoring' ! includes the functions of operational status
plus caution and warning, the essential difference being the seriousness of a
fault if detected; i. e., imminent danger to crew, imminent threat to success-
ful mission completion, or imminent likelihood of degraded subsystem
performance.
Periodic testing may be thought of as more thorough or in-depth status
checking. It may inyolve onboard per sonnel in two ways: on-demand initia-
tion of specific modules of the periodic testing software, or crew observation
of subsystem performance in concert with computerized evaluation.
Fault isolation has the objective, as discussed earlier, to isolate a detected
malfunction to the LR U causing it.
Reconfiguration involves automated restoration of capability, plus bookkeep-
ing in case of manual replacements by onboard personnel. Calibration or
recertification is required for manually replaced LRU's. (Redundant LRU's
that are automatically switched in by reconfiguration are certified as a
normal part of periodic checkout operations. )
7.2.2.4 Checkout Strategy
The basically simple pattern of automated checkout that will be followed in
every subsystem is as follows:
A. Verify operational stimuli, or apply one or more initial standard
stimuli having removed operational stimuli, if any.
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B. If any standard stimuli were applied, wait an appropriate length
of time fo r the subsystem to re spond as expected.
C. Make one or more measurements.
D. Compare (a transformation of) the measurements with one or more
(s ets of) standards or limits.
E. If the comparison is favorable, proceed to another checkout task,
observing scheduling constraints, if any. If not favorable, use an
appropriate means to resolve the situation. As soon as appropriate,
replace or remove the standard stimuli, if any. If not potentially·
dangerous, problem resolution should proceed concurrent with
fur the r checkout.
The fault disposition of Step E may be accomplished automatically or by
crew-as s isted means. The former may involve is suance of additional stimuli
or commands, additional measurements, hardware or software reconfigura-
tion, and crew notification by displays. The latter may inyolve all of the
above also, and certainly will require substantive use of a means for commu-
nication with the crew to direct crew activity or to allow crew direction of
further computer activity.
In any case, control inputs from the crew may have to be acted on at any
time, some of which may alter the scheduled sequence of the checkout
operations.
7.2.3 Man-Machine Interface
Inasmuch as the Space Station is a manned vehicle, with the crewmen being
an essential element of the onboard checkout capability, the requirements
associated with the man-machine interface are important. These are dis-
cus sed in the following paragraphs.
7.2.3.1 Interactive Requirements
An effective method for developing the characteristics and thus the require-
ments of a man-machine interface is to start with the absolutely fundamental
nature of all such interfaces, and expand upon it in light of the particular
interface of interest.
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A generalized man-machine interface may be defined to be an environment
in which both the man and the machine can is sue commands, requests for
information, and gratuitous information to the other. Reco gnizing that the se
are really requests for action, requests for information, and requests to
accept information, respectively, it is seen that a man-machine interface is
basically an arrangement for the intertransmittal of requests. One or more
forrTIs of meaningful human communication, usually including visual displays,
are indispensable adjuncts to the request interface, for machine acknowledge-
ments and responses to the requests made by man, and for presentation of
the requests made by the machine. Thus evolves the rigorous logical basis
for providing a man-machine interface with controls and displays.
Corollary observations are that some displays, on a dedicated, time-shared,
or space-allocation basis, can serve as controls on man; and that, while all
of the actions of the machine are in the final analysis due to man l s creation
of them (through programming), some portions of the machine I s actions are
preplanned to be triggered by mechanistic external events, including the
elapse of prespecified times, while the remaining portion should properly
only occur in response to real-time requests by man. The former actions
will be termed "computer-initiated" and the latter "man-initiated."
It is anticipated that onboard checkout of the Space Station will normally
operate substantially in an automatic preplanned manner. Thus, in develop-
ing the requirements for the man-machine interface on the Space Station,
special cons ideration must be given to tho se transactions that are computer-
initiated.
7.2.3.2 Controls and Displays
The following checkout-related requirements for an interactive man-machine
interface are identified:
A. Provide for orderly initiation and control of standard procedures.
B. At decision points, display available alternatives and supporting
data as pertinent.
C. Provide for data entry, as required by the procedure or as desired
by the operator.
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D. Provide real-time displays for evaluation and control purposes.
E. Provide for on-demand display of arbitrary information.
F. Allow on-line procedure development and modification, within
judicious limits.
The specific characteristics of the control and display interface and the
means of implementing it are not discussed here, as these are treated in
some detail in a separate section of this report. The requirements are
relevant to the checkout language, however, to the extent that provision
must be made for accepting and proces sing the operator inputs and for
generating the necessary display information.
7.3 LANGUAGE DESIGN
7.3. 1 Design Objectives
Based upon the knowledge gained from the evaluation of many test languages,
both existing and proposed, the functional requirements analyses summarized
in Section 7.2; experience with current automatic checkout systems; and,
perhaps most importantly, a projection of the manifold problems of program-
ming on Earth into the acutely demanding environment of a Space Station, it
is concluded that the ultimate effectivenes s of the Space Station checkout
language depends squarely on the realization of these basic attributes: easy,
readable, simple, versatile and modular. The language proposed in this
report is presented as a significant step in that direction. Table 7-4 expands
on these basic attributes. Additional objectives are implied by elements of
the operating concepts, Section 7. 3. 2.
7.3.2 Operating Concepts
It is centralizing tenent of the design that all checkout programs be construc-
ted in the statement language. For the most part, the se programs will be
formulated on the ground and carefully verified, using test hardware (such
as the Functional Integration Tool) or software simulations prior to use on the
flight vehicle. Program modules will be named and stored, to be recalled
as needed for exe.cution, modification, or incorporation into new lar ger
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Table 7-4
CHECKOUT LANGUAGE DESIGN OBJECTIVES
Easy:
To learn (being natural, it lends itself to prograITlITled instruction)
To use (via a conver sational, optionally tutorial ITlan-ITlachine
interface)
Readable, English-like, thus providing:
Self-docuITlentation
COITlprehensibility by other users
Insulation against user turnover
Eas y ITlaintenance
SiITlple as feasible, in order to:
Fac ilitate utilization
.Reduce error potential to an arbitrary ITliniITluITl
Vers atile and flexible, allowing language to be adaptable to:
Any Space Station probleITl-solving requireITlent
Cognitive styles of any potential user, such as:
PrograITl developITlent personnel on ground
Flight test engineers
Astronauts
Principle investigators and other scientists
Modular and ITlultilevel, providing cOITlpatible levels of user involveITlent
for
Fast, easy selection and execution of canned routines
Easy cOITlposition of ITlodified larger prograITl units froITl prepro-
gr aITlITled ITlodule s
Original prograITl developITlent with a stateITlerit language
Extension of the repertoire at any of the language levels
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modules. Execution of the modules may be on demand, or completely
automatic, except as manual operations are provided for by design within
the modules. (Examples of this would be where a manual control action is
required by the automatic procedure or where crew decisions are
required.) Provision will be made of course, through design of the language
and the interactive control and display consoles, to maintain crew cognizance
of automated procedure activity and to allow crew moderation if desired or
necessary.
In addition it is foreseen that accommodation of long-term and largely auto-
nomous operations of the Space Station will require that some procedure
modifications and construction of new procedure s be performed on orbit.
It is also recognized that such operations are fraught with hazardous poten-
tial, and that careful controls must be des igned to minimize them.
On-line operations (statement execution, procedure construction, and modi-
fication) may be performed either in the normal interactive mode or in the
so-called manual mode.
In the normal mode, the software will provide tutorial assistance, guiding
the operator by presenting him with option lists (menus) from which to
choose valid alternative s, and providing explicit cues for operator data inputs
and the like. The computer may disregard any improper option selections
or data entries that it is able to detect, and provide appropriate error
messages. This mode is intended for use by persons not deeply trained in
programming or in the intricacies of the language.
In the manual mode, the operator enter s complete commands directly via
the keyboard. In this case tutorial assistance should be an option, because
it could prove simply bothersome to a veteran user of this mode. If pro-
vided, the computer prompting should be limited in any case to a skeletal
specification of the command, after the user has entered the operator part
of the command, unless he requests at any point a complete list of the valid
types of entry next to be made. For example, after entering the operator
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POINT, and having allowed minimal tutorial assistance, the display might
come up as follows:
INSTRUMENT AT OBJECT [TIMING] [RECORDING]
POINT
The valid designations for "object" now depend upon what "instrument" he is
going to name (and may include a celestial direction), and the optional
phrases for "timing" and "recording" depend very much on both "instrument"
and "object, " and may even not be applicable. However, an effective opera-
tor will quickly reach a stage where the above cues will be completely
adequate. Sometime after that, their presence on the display will only be
annoying, so he should be able to disable the prompting line.
Extension of the program repertoire at the various language levels is pro-
posed as follows: In the normal mode, no new canned routines can be added,
because the logic for reaching each of them forms a complex program that
must be unconditionally protected (even though it can be a module originally
written in the statement language), because the consequences of an incorrect
modification could be disastrous to Space Station operations. It may be per-
missible, however, to allow rnodification of some of the canned routines, at
least among tho se having to do with noncritical operations, so that additional
functions are performed (optionally) by the routine.
In the manual mode, new modules may be formed, subject to restrictions on
constituent old modules or interlocks on usage of the statement language.
For example, GNC module s may not be modified or used in any combining
proces s. However. a useful new sequence of basic functions of an experi-
ment should possibly be allowed. The statement language is also provided
with limited means for extension, as described in the specification.
7.3.3 Fundamental Characteristics
These are listed in Table 7-5 and were taken for the most part from those
identified in the section of the same name in the language survey. Charac-
teristics carried over from the former list are considered desirable as
defined in the referenced section, with qualification. Those not appearing
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Table 7-5
FUNDAMENTAL CHARACTERISTICS FOR SPACE STATION
CHECKOUT LANGUAGE
Engli s h- sentence -like state merits
Abbreviated language vocabulary:
Optional for operators
Required for engineering units
English-like variable names
Coded test point designations
Optional alternative to Engineering name in input
Option of all-names or all-codes in output
Dictionary of instrumentation data
Multiprogramming capability
Monitoring (concurrent, software)
Delays concurrent with processing
On-line data input capability
By program or operator
On-line statement input and execution
On-line program change capability
On-line program development capability
Selective control of test progres s
Full variety of internal data type s
Bit and character manipulation
Computational capabilities
Language extensible without compiler changes
Language partitioned into user-oriented subsets
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here were deleted because of conflict with the design objectives. The
character istics appearing for the fir st tiITle in the pre sent list are discus s ed
below.
7.3.3. 1 Delays Concurrent With Processing
It is useful at certain points of a real-tiITle process to be able to delay execu-
tion of a future step a certain length of tiITle. This can be prograITlITled
explicitly, given that tiITle values can be saITlpled, but it can probably be
iITlpleITlented easily as a special feature. This ITlay utilize the assistance of
the event scheduler of the executive operating systeITl.
7.3.3.2 On-Line PrograITl DevelopITlent Capability
Beyond "on-line prograITl change capability," this requires only the capabili-
ties to open a new entry in the prograITl ITlodule ledger, and to allocate or
disallow space for the result. (The latter capability is, in fact, already
needed for prograITl ITlodification where stateITlents are being added. )
7.3.3.3 Full Variety of Internal Data Types
The crucial types iITlplied by this characteristic are hardware floating point
nUITlbers (FORTRAN REAL's) and the table data structure, i. e., a two-
diITlensional array with provision for reference, not only to individual ele~
ITlents and to the entire structure but to a whole row or coluITln at a tiITle.
In the tiITle fraITle of the Space Station, there will be no perceptible econoITlic
or ITlis sion perforITlance penalty in utilizing hardware floating point for ITlixed
nUITlbers or even for integers.
7.3.3.4 Bit and Character Manipulation
By this is ITleant provisions for access to, operations on, and arbitrary ITlove-
ITlent of, single or selected groups of bits or characters in a string. A
corollary capability is that for input and output of such strings, as for
support of te leITletry.
7.3.3.5 COITlputational Capabilities
SOITle users will require SOITle fairly sophisticated capabilities for 'operations
on data, that would only confuse other users. It is proposed that the
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'compiler actually dintinguish between users, whose problem-solving
responsibilities will be established in the compiler data base. The basic
language subset will be suited to value assignments, such as Y = A + X + B.
7.3.3.6 Language Extensible Without Compiler Changes
Some practicable ways to implement this characteristic are proposed in the
language definition, namely by use of the SUBROUTINE and specify state-
ments. Further discussion is deferred to the parts of the definition describ-
ing tho se statements.
7.3.3. 7 Language Partitioned into User-Oriented Subsets
The requirement for this characteristic arises from the potential richness of
the statement language; for, if it evolves to become adequate for handling the
general DMS control and concomitant data processing, it will possess suffi-
cient capabilities to implement any Space Station function now foreseeable.
This does not compel any user group to use the statement language, but it
doe s submit the fact that all groups could use it, subj ect only to the pre-
existence of callable input-output routines and a compiler. The extensibi-
lity property of each language level, and the richness of the complete
statement language, implies the capability to compose almost any new
special-purpose function needed. It might be claimed that a systems pro-
gram, such as an executive, would be too inefficient with regard to both
execution time and storage space if written in this language. That possi-
bility cannot categorically be denied, but such inefficiencies can demonstra-
tably be sharply limited by intelligent compiler design. Computer technology
of the realistic time frame of the Space Station could conceivably render
inconsequential any irreducible time and space inefficiencies of compiled
code.
Whether or not a univer sal statement language for all Space Station functions
evolves, it is the working assumption of this Task that one will be used for
the development of both onboard checkout and experiment control program
modules. There will be wide differences between the language needs of test
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engineer s and scientists, however, and even between the engineer s
responsible for different subsysteITls and between scientists concerned with
different exper iITlents.
Because of the very real potential for unsuccessful training and lack of
acceptance should the whole stateITlent language be presented to all personnel
who need any part of it, the conclusion here reached is to design a full-
capability stateITlent language with all consistency possible, but then to parti-
tion it into logical and functional subsets, and to disclose to each user only
the subset or group of subsets that are essential to the fulfillITlent of his
specific re sponsibilities.
It will be seen in the language definition that the partitioning of the language
ITlust be both horizontal and vertical in order to be effective; 1. e., one kind
of subset consists of a specific set of stateITlents with SOITle or all of their
variations. Another kind of subset is defined by the type of variations it
would support in stateITlents belonging in basic forITl to other subsets. Deter-
ITlining the optiITluITl partitioning will be evolutionary, but based on experience,
it will be worth the effort. A first cut at allocating stateITlents to subsets
forITls part of the language specification, with a working set of subsets
defined as follows:
Code
GP
CC
ME
AF
VM
Subset NaITle
General Purpose
Checkout and Control
Multi-EleITlent
Advanced ForITlulation
Vector-Matrix
Relevance
Basic data processing stateITlents and
options.
Basic real-tiITle probleITl-oriented
s tateITlents.
Allows specified ITlanipulations of
ITlulti-eleITlent variables within a
single stateITlent.
Provides for forITlulas containing other
than just real arithITletic operations or
ITlore than one bas ic Boolean condition.
Provides for operations on threc-
cOITlponent vectors and 3-by-3 ITlatrices.
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Code
SM
AG
AC
Subset Name
Symbolic Math
Advanced General
Advanced Checkout
Relevance
Allows possibility of recognition and
implementation of the function of
special symbols, such as the integral
sign.
More sophisticated data processing
facilities
More sophisticated real-time capabili-
ties
7.3.4 Detail Characteristics
These are listed in Table 7-6 on the following pages. The characteristics
covered include all of those in Table 7-2 in the language survey report, with
the exception of the Time field, whose function can be adequately implemen-
ted otherwise without giving up so much space to a fixed field in each state-
ment. The main entry, Multi-Element Arrays, is expanded with subsidiary
entries introducing an enriched variety of such structures. Also, label,
character and bit stream type variable s are added as is the label constant,
to provide the content of label variables.
7. 3. 5 Statement Definition
The following is a preliminary definition of a statement set that embodies
the design requirements and characteristics previously derived. The pro-
posed language also offers, as options, capabilities suited to expanded use
as a general purpose task oriented language.
Table 7 -7 lists the proposed statement set for the Space Station checkout
language by category and operator, and shows the apportionment of prime
and optional subsets of the language.
It may seem at first glance that a superfluity of statements has been proposed.
It will immediately become apparent, however, that there are only a few in
the general-purpose (GP) and checkout (CC) subsets, which in combination
are adequate to develop a majority of checkout programs. Implementation
of the other subs ets would be optional to different extents. The subset SM
(symbolic math) is suggested, for example, just to indicate how advanced
program applications can become.
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Table 7-6 (Page 1 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characte ristic
Fundamental Concepts
Program structure
Multiprogram levels
Globality of variables
Overlaying of segments
Character Set
Upper-case letters
Digits 0-9
FOR TRAN special set
Others
Description
Segmented "modules" nestable to TBD
levels; called module s are concatenated
at level of caller; a nested module con-
sists of none or more statements
enclosed between BEGIN - END. A
saved module can then be inserted any-
where. A function module produces a
valve.
TBD, plus TBD variable monitoring,
TBD trend analyses, TBD executive
tasks.
Global throughout main program or
within any called module, except that
LOOP index variable is global only
within loop.
Automatically made just before a non-
resident segment is needed. Seg-
ments are dynamically determined as
a multiple of TBD words, according to
available main memory. Modules may
be forced resident up to the capacity
of main memory.
Yes
Yes
Yes
Single quote (apostrophe) standard.
Many others optional; e. g., lower-
cas e lette r s, all othe r ASCII, math
symbols, such as integral sign,
super scripts and subscripts.
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Table 7-6 (Page 2 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characteristic
Statement Format
Control character s
Comments
Label
Oper ato r (fixed fie ld)
Variable field
Continuation
Constants
Integer (decimal)
Mixed Number (decimal)
Octal
Binary
Hexadecimal
Description
Single capital letter, first non-blank
encountered. H, S, N, E, R, B, C, or
TBD. Multiple control characters per
statement permitted.
Remainder of statement if * first
encountered.
Alphanumeric string beginning with
digit; first non-blanks or encountered
after control character and at least
one blank.
Capital letter string recognized as one
of the defined operators, or its first
two letters; first non-blanks, or
encountered after control character
and/or label and at least one blank.
Remainder of statement after operator
and at least one blank encountered.
New line introduced by separate
character as first non-blank.
Digit s'tring not containing ". ". May
be converted to floating point number,
either unconditionally or based on
context.
Digit string having ". II in front, back,
or imbedded. Optional trailing power-
of-IO multiplier. Always converted
to floating point.
Octal digit string terminated by "K. It
Binary digit string terminated by "B. II
Hexadecimal "digit l ! string, tentatively
terminated by liS. II
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Table 7-6 (Page 3 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characteristic
Time
Textual
Logical/ Boolean
Label
Complex
Multi-valued arrays
Variables
Symbolic name size limit
and naming conventions
Internal variable types
Description
Sequence of one or more of the
following: Appropriate digit string,
blank, time -unit abbreviation, blank.
Any character string not containing
single quotes enclosed by single quotes.
If not utilized by context, this is
imbedded commentary or for improve-
ment of readability. Compiler ignore s.
Separate digit I or 0 or any of a num-
ber of TBD words, such as ON, OFF,
TRUE, and FALSE.
This already existed in contexts, such
as in the GO TO statement, but here it
is defined as any valid label used as
initialization or update of a label
variable.
Two mixed numbers separated by
comma; enclose in parenthesis.
Appear as initialization or updating of
any multielement variable, or as an
explicit list, for multielement (ME)
subset of statements. Data may be
any type unle s s specified in the decla-
ration of the variable. Separated by
commas, and enclosed in parentheses
if desired or ambiguous.
String of up to TBD alphanumerics,
with imbedded periods (11.11) optional.
Lead capital letter required. Must be
separated from other names, con-
stants, and language vocabulary by at
least one blank.
Each must have a unique symbolic
name, within globality. Default type
if not declared is mixed number.
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Table 7-6 (Page 4 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characteristic
Integer
Mixed number
Time
Logical/Boolean
Digital (multidis crete)
Bit stream (bits)
Character
Textual/ string
Label
Exte rnal variable s
Description
Fixed point. Loop indices I, J, K, L, M,
N, pre-declared.
Floating point. Single or double preci-
sion. Real or complex.
Value of time or time interval in milli-
seconds. One 32-bit word each will do.
Values 1 or O.
Up to one word of significant values
1 or O. In an operation, such as com-
parison of this variable with a constant,
the constant determines the number of
bits compared. Analogous rules apply
for the remaining internal variable
types.
Up to the number of hits declared for
the variable of significant values
1 or O. Declared length and current
beginning and ending bit/word positions
should be retained or maintained.
Up to one word of significant characters.
Up to the number of words declar ed for
the variable of significant characters
Declared length and current beginning
and ending character positions sh<;mld
be retained/maintained.
This is intended to hold a valid label-
type constant, and must be declared
lar ge enough to hold the maximum-
length label it might receive.
Each must have a symbolic name (in
dictionary of instrumentation data)
unique among all variable names, and
also have a unique coded "test-point"
name. Variable can be represented
in one word by its dictionary reference
number, actually another type of
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Table 7-6 (Page 5 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characteristic
Engineering units
Multi-eleITlent variables
Array
Table
Description
internal variable. Quantities sent to,
or read froITl, test points ITlust agree
with internal variable source or recep-
tacle type, if any declared, as follows:
discrete: logical, analog: ITlixed nUITl-
ber, ITlultidi screte: digital, keyboard-
display data: textual, teleITletry data:
bit streaITl.
A TBD universally accepted set of
abbreviations. Dictionary contains
default engineering units for each
external variable, so use in language
is optional. If used, however, they
override default and ITlay thus be used
to scale results, or to obtain in a
different forITl; e. g., as a percentage
of full scale instead of absolute
pressure.
Must be explicitly declared. All ITlay
have subscripts, which are any valid
integer expression in the cOITlputational
subset in effect. Bits and character s
ITlay be accessed. Specific operations
effecting all eleITlents of one or ITlore
ITlulti-eleITlent variables in one state-
ITlent constitute the ITlultieleITlent (ME)
subset of the language.
Up to TBD diITlens ions. Data type of
content ITlay optionally be re stricted
by dec lar ation.
Two-diITlensional arrays of one or
ITlore colUITlns. The variable type of
each coluITln is subject to distinct
declaration. A coluITln that contains
external variable reference nUITlber s
can be content-addressed, i. e., an
external variable naITle used as a sub-
script in a reference to (that coluITln of
of) the table will return the row
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Table 7-6 (Page 6 of 6)
DETAIL CHARACTERISTICS OF SPACE STATION
CHECKOUT LANGUAGE
Characteristic
Vector-matrix
Displayed list
File
Description
number of the element containing the
associated reference number, if found.
Any element, row, or column of a
table may be accessed by appropriate
subscripts, being an "*11 in the second
and first positions in the case of the
row and column, respectively. A
table column addressed in an appro-
priate ME subset statement will have
the operation performed successively
on all elements of the column. Rows
may be added to or deleted from a
table, and existing rows may be acti-
vated or suppressed.
These are special arrays specifically
introduced to facilitate the handling of
coordinate systems, such as would be
required for the positioning of experi-
ment modules. The vectors are of
length three, and the matrices are
3 by 3. Ideally, the entire arrays will
be referenced by name in formulas in
which the operations are those of
matrix or vector algebra. Subscripts
up to a value of three may be used.
This is not a variable per se, but a
sequence of variable nameS-or con-
stants, separated by commas and
enclosed by parentheses, if desired or
necessary to avoid ambiguity. May be
used in multielement subset
statements.
Bulk data, to be stored on, or
retrieved from, mas s storage devices.
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Table 7-7 (page 1 of 3)
STATEMENT PROPOSED FOR THE SPACE STATION
CHECKOUT LANGUAGE
Statem.ents Language Subsets
Category / Operator GP CC ME AF VM SM AG AC
Program. Structure
ID ENTIFICATION P 0 0 0
BEGIN P 0
END P
FINIS P
ANNEX P 0
BLOCK P
LEAVE P
Subprogram Structure
SUBROUTINE P 0
FUNCTION P
Stim.ulation
APPLY P 0 0
SET P 0
RESET P 0
PULSE 0 P
ISSUE P
TRANSMIT 0 P
ESTABLISH PROHIBIT 0 P
ESTABLISH SIMULTANEOUS 0 P
ADJUST 0 P
Tim.ing Controls
DELAY P 0
WHEN P 0
UPON 0 P
ESTABLISH INTERVAL P
ESTABLISH IMMEDIATE 0 P
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Table 7-7 (page 2 of 3)
STATEMENT PROPOSED FOR THE SPACE STATION
CHECKOUT LANGUAGE
Statements Language Subsets
Category / Operator GP CC ME AF VM SM AG AC
Measurement
MEASURE P 0 0
SAMPLE P 0
ESTABLISH CALIBRATION P
MONITOR P 0 0
ESTABLISH MONITORING 0 P
VERIFY P 0 0 0
Multiprogramming Control
START 0 P
TERMINATE 0 P
ESTABLISH SYNC P
ESTABLISH RESERVE a P
ESTABLISH PRiORITY P
Programmable Sequence
Control
CALL P 0
EXIT P
GO TO P a
IF P a 0
DO P
QUIT P
Execution Pause Control
HALT P
PLEASE P
Operator Controls
ESTABLISH ABORT P
ESTABLISH BACKOUT P
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Table 7-7 (page 3 of 3)
STATEMENT PROPOSED FOR THE SPACE STATION
CHECKOUT LANGUAGE
Statements Language Subsets
Category / Operator GP CC ME AF VM . SM AG AC
Operator Displays
DISPLAY P 0
PRINT P 0
FORMAT P
LIGHT P
Peripheral Input- Output
LOG P
INPUT P
OUTPUT P
Computational Capability
ASSIGNMENT P 0 0 0 O. 0 0 a
Variable Definition
VARIABLE P 0 0 0 a
ESTABLISH ACTIVE P
Language Extension
SPECIFY a P 0
On- Line COIT1IT1ands
COMPILE P 0
MODIFY P 0
ALLOCATE P a
SAVE P 0
EXECUTE P 0
DISPLAY P
CALL P 0
START P a
TERMINATE p
GO TO P
ASSIGNMENT P
NOTE: P = Primary; 0 = Optional
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In general, the statements introduced in advanced subsets AG and AC could
be implemented by means of combinations of statements in the basic subsets,
or by complicating or adding to the alternatives of the basic statements. In
view of the design objectives of simplicity and readability, it is considered
prefer able for the total language to have a fairly extensive but meaningful
operator vocabulary, consisting of the first words of statements whose con-
tent is straight forward, for the function named by the operator. Thus, both
the language vocabulary and formats are easy to remember, and thus, they
are simplified, in comparison with a statement set containing a more limited
vocabulary, which consequently must be more ambiguous.
The language will be defined by statement formats that will contain explicitly
specified elements ("literals"), such as the operator (statement name,
"verb"), keywords (TO, BEFORE), acces sory language vocabulary II globals"
like TIME and engineering units), and special characters. All special
characters are literals. Literal words are always given in capital letters
exactly as they are to appear in the statement used. Other elements of
statements are at the disposal of the user and are specified by names con-'
sisting of one or more lower-case words. If a name is more than one word
long, the words are shown to belong together and distinct from those naming
adjoining elements by being linked with hyphens; e. g., "external-variable."
Unfortunately, this fairly natural way of indicating compound names is not
feasible for user-defined names, because the connotation of "hyphen" in the
source input neces sarily is Ilminus. II The only standard special character s
is II ", and that is what is to be used.
Three more conventions complete the shorthand rules of this specification
format. (One common convention is obvious: the left-to-right order of
elements in a statement format determines a like order of items in a state-
.ment constructed in that mold. This is worth mentioning only because more-
ambitious language developments under way would allow virtually arbitrary'
pos itioning of phrase s within a statement, inter spersed with arbitrary words
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inserted to improve readability; e. g., English itself. The processing of
such languages appears too complex to justify their proposal at this time. )
A. The enclosure of a vertical list of elements in braces I . .1
indicates that a choice of exactly one of these elements must be
made at that place in the statement.
B. The enclosure of a vertical list of alternatives in brackets [. . ]
indicates that a choice of one of the enclos ed elements is optional
at this position. (This list may consist of just one element. )
C. A superscript on either braces or brackets is in lieu of writing
the entire alternative structure sequentially that many times. The
superscript indicates the maximum number of appearances of the
structure; in the case of the braces, therefore, all but one if
written out would have to be enclos ed in brackets as well. This
notational device would be a convenience for low-valued super-
scripts, but its actual use in this specification is to indicate an
indefinite number of allowed appearances, symbolized by using
the superscript "n" in as compact a manner as possible. Note
that this amounts to a TBD part of the specification, which in a
practical compiler would have to be limited, by at least some
alterable parameter.
Two special consequences of superscript-denoted repetition are to be noted.
(I) The s arne alternatives exist anew at each repetition; the notation does not
mean that one alternative is to be picked and inserted in the statement the
prescribed number of times. (2) It makes sense for the number of alterna-
tives in the superscripted structure to be only one, because this now is the
way to indicate a string of elements of the same kind; e. g., I digit 1n defines
an integer at least one digit long, while [digit]4 indicates an optional integer
of up to four digits.
The format description of each statement is introduced by a line that has the
statement operator name on the left, the primary language subset to which
the language is allocated in the center, and applicable optional subsets on the
right.
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The alloc ation of a statement to primary and optio nal subsets is based on the
explic it options that appear in the statement format and on implicit complexi-
tie s that elements of the statement may as sume, which will be pointed out in
the subsequent discussion. The primary subset to which a statement belongs
is determined by its simplest form; in some cases,. none of the forms of the
statement is sufficiently more complex to believe that these forms should not
be revealed to the natural users of the primary subset. In others, one or
mo re levels of inc reased complexity seem di scernible, and allocation is
made to one or mo re optional subsets accordingly. The particular subsets
defined and the allocation of language statements and capabilities to them is
certainly a matter for further refinement.
The statement format follows the line introducing it. The format always
be gins with the operator name, avoiding the nuisance of repeating 1\ [control-
character] [label]I' as the first part of each statement format, but it must
be remembered that these optional elements are a part of every statement.
Furthermore, since it is entirely possible that a user may want to use more
than one control character at a given point of a program, he may do so by
inserting one or more lines before the statement line proper, which contains
only a control character. No explicit indication is needed that the lines con-
taining only control characters belong to the next statement following.
A short discussion of the functions of the statement follows its format.
Herein will be described the meanings and nuances of the elements of the
statement that may not be self-evident, including the reasons (where appli-
cable) for allocating some forms of the statement to any optional subset.
The statement formats will be presented in the simplest and most concise
form possible. Otherwise, it was found that the sense of a statement could
easily be lost behind towering lists of alternatives and bewildering
l'explanations. 11 It is indeed intended that the language be rich and that it
possess almost unlimited alternatives of expression, but the point that should
be made first is that the language is simple but effective for the typical user
who need s only the basic checkout and control subset CC. Therefore,
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rigorous definitions of the following terms are deferred. Meanwhile, the
intuitive definitions now given will serve quite well:
constant: Any string of characters in a statement having an explicit,
displayed value; also, any list of constants.
variable: Any string of characters naming a variable quantity, func-
tion, or point whose current value or status is implicit in,
but cannot be known from, the name; also, any list of
variables.
expression: Any string of characters that, by using the established
rules of evaluation and, the given values of any variables
named, could be reduced to a meaningful value of some
type; also, any list of expressions.
condition: Any expression, no matter how complex, whose residual
value is TRUE or FALSE; also, any list of conditions.
li st: Any sequence of language elements; it may be contained in
a multi-element variable and referenced by its name, or
it may be displayed explicitly.
7.3.5.1 Program Structure
This section describes statements and elements that give structure to pro-
grams of the statement language.
A. IDENTIFICATION Subset: GP Options: AG, CC. AC
ID [ENTIFICATION] information
This statement must be at the beginning of any program to be com-
piled. The information it will carry will include such things as the
use r' s name, pro gram 0 r hardware configur ation control code s, and
installation-peculiar data.
B. BEGIN
BE [GIN]
Subset: GP
pro gram-name
Options: AG
[RESIDENT]
This must be the first statement of any program module that is not
a subroutine. The program name may be any symbolic name (i. e.,
variable name) unique among program names. If this program must
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be access ible in les s time than it would take to get it from mas s
storage, it is requested that it be made main-memory RESIDENT.
Any BEGIN statement is automatically an entry point (for purpose s
of the on-line GO TO) without flagging it with an E control character.
This, however, does not mean that execution starting at any BEGIN
statement can be guaranteed to be successful.
c. END
[EN]D
Subset: GP
[program-name]
Options: None
For every BEGIN, there must be an END, and the optional program
name on an END statement should be the same as the one on the
associated BEGIN. A BEGIN, an END, and all the statements in
between form a program "module." Just like expressions
enclosed by pairs of left and right parentheses in formulas, modules
delimited by BEGIN and END pairs may be nested in larger modules,
but they may never overlap; i. e., when an END (ri~ht parenthesis)
is encountered, it belongs to the closest previous U1'1c.accounted for
BEGIN (left parenthesis), regardless of any progran\ name on the
END statement. The statements (symbols) in betweeh constitute
the body of the module (expression) which Is named bi\he BEGIN.
Var iables to be declared global to a module should appe~r in
VARIABLE statements immediately following the BEGIN that starts
the module. The scattering of declarations through a module makes
the compiler work take longer than necessary, is disorderly, makes
comprehension by other persons more difficult than it would if the
declarations were collected in a standard place, and may cause loss
of desired globality because of the subsequent insertion of BEGIN-
END's. (Thi s could show up as a subroutine suddenly unabl~\to
obtain its arguments. ) \
D. FINIS Subset: GP Options: None \
FI[NIS]
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This is the required last statement before compilation can be
requested. All statements following the last IDENTIFICATION
statement will then be compiled.
E. ANNEX Subset: GP Options: AG
(
function-name )
AN [NEX] program-name
subroutine -name
The named program unit will be retrieved (if it exists) and inserted
at this point, providing a Library service. There will be least two
levels of Library, one containing all program units that have been
composed and saved, and another containing only those constructed
from language subsets that the present user has been made
acquainted with. A user may view the contents of his library by
an on-line DISPLAY command.
F. BLOCK
[BL]OCK
Subset: AC Options: None
If a user feels that the automatic determination that would otherwise
be made Py the compiler would jeopardize timing requirements,
this statement is used to "manually" determine the boundary
between/overlay segments, by requiring an overlay to be performed
when there may not be time enough.
G. LEAVE
LE[AVE]
Subset: AG
[language -name]
Options: None
The lines following this statement will no longer appear in the state-
ment language until further notice. Usually they are in assembly
la~guage. The compiler will be prepar ed to compile, preproces s,
I
or me rely pas s through all mater ial until some tell-tale operator
I
~n the other language is encountered, or another LEAVE, which
.can conceivable be followed by material from yet another language,
etc.
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H. E Subset: AG Options: None
The "Ell control character should be placed on statements where
control may usefully and successfully be transferred by means of
an on-line GO TO statement (see below).
1.
*
Subset: GP Options: None
When encountered as a control character, "*" signifies that the
entire statement is commentary, which may utilize any of the
available characters.
J. Subset: GP Options: None
Whenever the single quote or apostrophe (I) is encountered, it and
all characters following it through the next single quote are
regarded as imbedded commentary, unles s usable by the context
as a text constant. Any characters, except the single quote, of
course, may be used in the commentary, which may be very use-
ful to improve readability of a statement or to provide explanatory
material closer to the subject than a commentary line could.
7.3.5.2 Subprogram Structure
A. SUBROUTINE
SU [BROUTINE]
Subset: GP Options: AG
subroutine-name (parameter list) [RESIDENT]
Subroutines may be defined anywhere between the IDENTIFICATION
and the FINIS statements. However, they disjoint modules from any
surrounding statements, and might as well be required by program-
ming standards to be defined between the last END (END of the
current top-level program module) and the FINIS.
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Likewise, needed existing subroutines should be brought into this
area by means of ANNEX statements. (Certain subroutines may
possibly be built in, as elementary mathematical functions would
be. )
Subroutines are subject to call from any level of the BEGIN-END
module, or from any subroutine, so the best globality level to
assign variables within subroutines is the uppermost; i. e.,
program-wide. This also minimizes the number of parameter s
that must be explicitly named.
Use of the optional word RESIDENT will force the associated sub-
routine to be resident all of the time, available for instant call.
The most important feature of subroutines in the statement language
is the fac ility they provide for extending the language, particularly
in the direction of readability:
1. A subroutine can be called simply by mentioned its name (if
no ar guments must be pas sed by means of the call); i. e., the
CALL operator (see below) is not required if the subroutine
name is unique £r·om all operator names of the statement
language.
2. The subroutine name can be lengthy, functionally descriptive,
and structured like English.
3. In particular, the name can be distributed; i. e., mixed in with
the parameters. Arguments replacing parameters in a sub-
routine call do not have to be enclosed by parentheses (see
below); therefore, when the parameters are each isolated by
parts of the subroutine name, the call comes out in plain
enginee ring English, words inte rmingled with data. To avoid
ambiguity, however, any two or more parameters not sepa-
rated by parts of the subroutine name must be separated by
commas, as must the ar gument s replacing them in a call of
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the subroutine. Even this might come out looking reasonably
good; viz, the subroutine introduced by the statement
SUBROUTINE PLOT ' I (PARAM. 1) ,
AT (PARAM. 2, PARAM.3)
could be called as follows:
PLOT ':< , , AT 27.4, 89.9
Also demonstrated here is the fact that ordinary quotation marks,
if formed from two successive single quotes, can be used at will,
because they simply delimit commentary, albeit null in this case.
Whether distributed or not, a subroutine name must be unique from
all other subroutine names. It may consist of any legitimate sym-
bolic name; i. e., beginning with a letter and continuing with alpha-
numer ics with periods inserted whe re blanks might otherwide
normally occur. Each element of the parameter list must also be
a legitimate symbolic name, distinct from one another and from
any other variable named in the subroutine. Consider another
example:
SUBROUTINE COMPUTE. THE. RETROFIRE. BURN. FOR
(SPEED, ORBIT, DESIRED. ORBIT, SPEED. RESULTING)
A subroutine may (if desired) contain nested BEGIN-END modules
and functions.
B. FUNCTION
FU[NCTION]
Subset: AG Options: None
function-name (parameter list)
A function will be resident in main memory if the module contain-
ing it happens to be resident or is forced resident.
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A function is like a subroutine in almost every respect except that
basically it is called by mention in a formula, therefore requiring a
result to be returned to that position, instead of being called by
mention in a CALL statement, requiring nothing but execution of the
subroutine. A subroutine may produce re sults or perform actions;
if there are results, they are returned via paraITleters to which
values are assigned by the subroutines, or via established varia-
bles, which by definition are global within both the subroutine and
the calling ITlodule. Because of the nature of the context of function
calls, they would be subject to serious aITlbiguities or recognition
difficulties if distributed-naITle parenthesis-free calls were allowed;
these calls, therefore, are not allowed. Consequently, a function
call is typified by HYPO TENUSE (X, Y). A function call looks like
a variable subscripted, and it is therefore necessary that all func-
tion names be distinct, at least froITl subscriptable variable naITles.
Two requireITlents that subroutines and functions have in COITlmon
with each other and with BEGIN-END ITlodi.lle s are (I) that they
begin (after the defining line) with the declaration of any variables,
as needed (because they are ITlultidiITlensional) or desired for
clarify; and (2) that they end with END stateITlents, which optionally
repeat the naITle of the subroutine or function.
7.3.5. 3 StiITlulation
The following group of stateITlents provides a ITleans for applying test stiITlu-
Ius and control signals.
A. APPLY Subset: CC Options: AC, ME
APr P LY] Icon~tbanl tl [engineer ing-units] [TO external-var iable]varla e .
The last phrase is indicated as optional, only because the variable
that follows APPLY ITlay be the naITle of a table that already contains
preestablished source-destination pairs. This usage, and the possi-
bility of using displayed or iITlplicit lists for the variable and the
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external-variable, constitute capabilities that belong to the ME
subset, so that the option ME above and in many other statements
need not be further explained. The use of the optional engineering
units can be an advanced capability, belonging to subset AC, if they
are used not just to enhance readability but to actually change the
interpretation of the source (elsewhere, measured) value; e. g., if
the dictionary of instrumentation data indicates that the standard-
source (measured) value is in ohms, it is proposed that the
prefix K on the engineering units cause the source to be considered
in thousands of ohms, that the words or abbreviation for percent
cause the indicated fraction of available resistance to be applied,
and that COUNTS ~r some equivalent term cause the source to be
considered as the preformed command value to configure the resis-
tor network of this fictitious example. The latter two options have
obvious analogies in the case of measurements also (percent of full
scale, raw data in binary), and in every place that engineering units
appear in the statement formats below, the above discus sion is
implied although this fact is not mentioned at that point.
B. SET
SE[T]
Subset: CC Options: ME
external-variable [logical-constant]
This is a good place to emphasize that none of the proposed language
words are sacrosanct; if the prime objective of readability for
improved communication and comprehension is not best served, a
proposed word may be replaced, or synonyms may be at least
defined. Here it is very likely that some engineers would like to use
the operator TURN ON, for example. Likewise, if the logical con-
stant value is explicit (it may be contained in a table that also
contains the external variable s to be SET), words like ON, OFF,
HI, and LO may be preferable to the primal values TRUE and
FALSE. Definition of synonyms, by a user, is just one of the capa-
bilities that the SPECIFY statement has for extending the statement
language. (If no desired logical state is given explicitly or impli-
citly, TRUE is assumed.)
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C. RESET
RE[SET]
Subset: CC
external-variable
Options: ME
This statement has an assumed desired state of FALSE, for the one
or all variables listed or implied; therefore, it conveniently imple-
ments functions like CLEAR ALL.
PULSE Setset: AC
PU [LSE] external-variable
D.
FOR time-number [EVERY
Options: ME
[10 gic al- constant]
time -numbe r]
For convenience, this packages in one statement a SET and a
RESET (or vice versa), separated by a time delay. If no logical
constant is given explicitly or implicitly, it is assumed TRUE.
Time numbers are constants that are identifiable as having a time-
type value.
This statement is not provided for the purpose of controlling a
square wave gener ator I s output, even if the optional EVER Y phrase
is used. The assumed Space Station checkout philosophy (nonbench
checking) would have special test equipment generate the exact
required square waves, which would merely be turned on or off
at the statement language level. At worst, the dictionary of
instrumentation data would contain control information that would be
utilized at a lower, checkout executive services level. In fact, if
the EVERY phrase is used, it is propo sed that it indicate that the
pulse is to be scheduled with the indicated periodicity, while the
pro gram proceed s until descheduled by a RESET 0 r pos s ibly by
another optional phase of this statement: UNTIL condition.
E. ISSUE
IS[SUEJ constant
Subset: AC
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Options: None
The constant, or list of constants, is to be presented verbation to
the data-bus interface unit. This statement is therefore useful for
writing diagnostics at the lower level.
F. TRANSMIT
TR(ANSMIT]
Subset: AC
T.B.D.
Options: ME
This statement is intended to utilize and control the available tele-
metry capabilities. Exper.ience has shown that it cannot usefully
be defined until the precise operational characteristics of the
telemetry systems are finally established. However, the need for
an interface with the language is hereby recognized.
G. ESTABLISH PROHIBIT Subset: AC Options: ME
JES (TABLISHJj
\ FR(EE] PROHIBIT exte r nal-var ia ble
ELSE unconditional- statement
This is the first of several statements that set or clear status condi-
tions. Here, the ESTABLISH alternative prohibits any command
from naming the external variable (or explicit or implicit list of
external variables) until after a FREE PROHIBIT statement paming
the same variable(s) is encountered. This would, for example,
prevent some obscure path of a complex control program from tam-
pering with an established command configuration that must remain
in effect until further notice. If a prohibited naming of the inhibited
var iable' is encountered, the unconditional statement will then be
executed instead of the offending statement.
(An unconditional statement is any statement that does not contain
any condition and, in particular, is not a conditional branching state-
ment. A subroutine call is a particularly useful unconditional
statement'in a situation of the above kind, because it enables the
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execution of an arbitrarily complex analysis of the situation, yet
returns control to the next statement after the one in which the
problem was detected, which is probably exactly where one wants
to go. )
H. ESTABLISH SIMULTANEOUS Subset: AC
ES [TABLISH] SIMULTANEOUS label
Options: ME
1.
This statement requests that all of the commands requested by the
statement having the named label (or statements having the labels
in an explicit or implicit list of labels) to be completed simultane-
ously, or as near together as possible.
ADJUST Subset: AC Options: AF
AD [JUST] external-variable TO condition
[OBSERVING TBD ground rulefl]
This statement is very well suited for such operations as slewing
devices like telescopes, polarimeters, and scanners. Some possi-
ble ground rules (all or some of which should possibly be built into
the dictionary of instrumentation data) include the (slewing) rate,
the direction, the step size for incrementally adjusted devices, the
limits of adjustment, etc. This can be the statement that imple-
ments the typical POINT command of experiments, at a higher-
level usage of the man-machine interface, or by means of a more
sophisticated application of the SPECIFY statement. The condition
phrase may be arbitrarily complex, and therefore include not only
something like an aiming requirement, but also the time when the
action is to be performed.
7. 3. 5.4 Timing Controls
A. DELAY
DE[LAY] [label]
Subset: CC
time -numbe r
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Options: AC
When the optional label does not appear, this statement simply
delays the execution of the next statement in sequence for a period
of time that is at least as great as the specified time. If a label is
given, the execution of the statement having that label is scheduled
as an event that may not occur before the specified time elapses.
The compiler will not accept the statement unless there is another
statement having the named label, if given.
B. WHEN Subset: CC
WH [EN] time condition
Options: AF
This clause may either stand alone as a statement, or it may be
inserted into other statements in meaningful places, perhaps
limited for simplicity to a prefix. In any case, the effect of the
clause is a time constraint, suspending further execution until the
condition becomes TRUE. It thus serves the purpose of a separate
time field, but it allows for any condition on continuance of execu-
tion, and satisfies the des ign objective of naturalne s s. However,
the basic form of the time condition will be simply
"univer sal-time-variable = time-number"
The universal-time variables are TBD, but they would include
Greenwich mean time and mission time, and are called universal
because they are global within the set of all programs.
c. UPON
UP [ON] condition
Subset: AC Options: AF
The use of this phrase as a prefix to a statement causes the execu-
tion of the (remainder of the) statement to be scheduled upon the
condition's becoming TRUE. Meanwhile, execution continues with
the next statement in sequence. In particular, the condition may be
the name of an interrupt: the condition becomes TRUE when the
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interrupt occurs. This phrase may be imbedded in any statement
where it is meaningful, but it can be seen that its peremptory signi-
ficance is most apparent at the beginning of a statement. Careful
consideration will have to be given to the exact conditions under
which the inter rupting execution can be allowed, and to what it may
consist of: flag setter, counter, or subroutine.
D. ESTABLISH INTERVAL Subset: AC Options: None
ES[TABLISH] INTERVAL = time-number
This statement establishes or alters the inter-statement execution
interval to be at least the specified time. This statement may be
reserved for the use of executive program modules.
E. N Subset: CC Options: None
This control character is associated with a statement to indicate
that it is not permis sible (meaningfully) to proceed from the execu-
tion of that statement to anything but the execution of the following
statement, because of timing considerations known to the user
entering the control character. As a rule, execution requirements
of higher priority can arise. If so, the executive should trigger a
software interrupt so that an appropriately programmed UPON state-
ment will be able to take any possible remedial action.
F. ESTABLISH IMMEDIATE Subset: AC Options: AF
ES [TABLISH] IMMEDIATE UNTIL Ilabel Icondition
This statement is equivalent to putting an "NIl control character on
itself and on every following statement up to the statement having
the named label, or on all statements until the condition is satisfied.
The simpler use of the statement, therefore, is to provide an alter-
native to entering a great many N's, while the advanced use pro-
vides for nonintervention fo I' a length of time that cannot be known
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in advance, and hence cannot be preprogrammed with N's. Again,
if at any point the executive is unable to provide the immediate
execution reque sted, it should provide the reque sting program with
that information so that it will be able to act on it.
7.3.5.5 Measurement
In the statement language mentioning the name of an external variable in any
condition or expression automatically evokes the measurement of the current
state or value of that variable. In addition to the means provided by the
following statements for saving the values of external variable s, the value of
the last external variable whose name was mentioned is always available in a
specific internal variable, global throughout the concerned program. The
name of this variable, synonyms of which may be defined, must be the same
in all programs originally, and is pToposed to be VALUE or MEASUREMENT.
A. MEASURE Subset: CC Options: ME, AC
MErASUREl external-variable [INTO variable]
[enginee ring-units1
The INTO phrase is optional only if the external variable is named
implicitly, by giving the subscripted name of a table instead, which
table has a column identified for values. Both variables of the
statement may be represented by an explicit or implicit list of
variable names, thus including selected rows or all rows of a table.
The optional engineer ing units may be significant if given, as
described above. If the units are installed as a column of some
table containing a column of external variable names and a column
for values, the complete capability of the statement is called into
action by "MEASURE table-name. II
B. SAMPLE Subset: CC Options: AC
SAMPLE external-variable INTO multi-element-variable
EVERY time-number [FOR time-number 1
[ANALYZE FOR trend-measure J
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This statement measures the value of just the one named external
variable at the stated periodicity, and sequentially stores the values
in the named area. This process terminates when the area is filled
or when the time limit specified by the FOR phrase is reached (if
the phrase was given and that time limit is reached before the area
is filled). Certain trend analyses may then optionally be per-
formed, the term "trend-measure" implying a list of one or more
of a set including at least the following: average, maximum, mini-
mum, and time gradient. Other measures of possible interest or
value might be as follows: standard deviation, mode, and para-
meters of bimodal behavior if detected.
C. ESTABLISH CALIBRATION Subset: AC Options: None
ES [TABLISH] [NO] CALIBRATION
This statement either reestablishes or removes the normal require-
ment to apply calibration curves to the outputs of analog sensors.
Readings taken under either condition may indicate a need to
recalibrate.
D. MONITOR Subset: CC Options: AC, AF
MO [NITOR1 external-variable condition EVERY time-
number
ELSE subroutine-call
Once encountered, this statement causes scheduling of its execution
at the stated periodicity as events independent of the program con-
taining the statement. (In practice, a small fixed variety of perio-
dicities is settled upon.) Once the condition fails to evaluate TRUE,
however, the subroutine proceeds as a separately scheduled
sequence in place of the execution of the MONITOR statement.
The term "external-variable" is not separated from the term
"condition" by any English keyword because the external variable
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named (only one per statement) is a very integral part of the condi-
tion, and it may in some forms even appear imbedded in it; e. g. ,
"lower -limit Ie s s -than-or -equal-to external-variable les s -than-or
equal-to upper limit". Engineering units may be included, and as
explained earlier, they may have significance. If the condition is
expressed in tolerance form, the units of percent on a tolerance are
with respect to the specified nominal value, as one would expect,
but the nominal value, if so desired, may be given as a percent of
full scale.
Scheduling of the execution of a MONITOR statement automatically
stops when the program containing the statement co'mpletes execu-
tion of the lowest-nested module containing the statement. Usually
ther e is no longer a need for it.
E. ESTABLISH MONITORING Subset: AC
(
ES fTABLISH]I
FR fEE] MONITORING label
Options: ME
The term "label" here refers to any means by which one or more
labels can be indicated: a list of one or more explicit labels; a list
of one or more variable names, each variable being one that can
contain labels; or a mixed list of labels and label variables. The
intention is the provision of arbitrary flexibility in turning the moni-
toring of external variables on and off, whole groups at a time. The
referenced MONITOR statements may be anywhere in the program,
and need appear only once, no matter how many times they are
referred to in statements of the type being described. Each
ESTABLISH or FREE variation of this statement may refer to
MONITOR statements as convenient to the user; no pairing is needed
unless it suits the purposes of the user.
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Sirnilarly as for the MONITOR staternent, rnonitoring initiated by
the ESTABLISH MONITORING staternent ceases when execution of
the lowest-nested rnodule containing the ESTABLISH staternent is
cornpleted.
F. VERIFY
VE [RIFY]
Subset: CC
condition [BEFORE
Options: AC, AF, ME
Itirne -nurnber IJtirne -c ond ition
ELSE unconditional- staternent
This one staternent will obtain the values of one or rnore variables
and apply the sarne or individual tests to each of thern, all in
accordance with single or rnulti-elernent constants or variables used
in the "condition" as explicitly entered. Each test can be a cornbina-
tion of conditions, by use of the logical operation AND, etc. If the
(rnultiple) condition is not rnet, or if the BEFORE phrase is present
and satisfied before the condition is met, the specified unconditional
statement is executed. Otherwise, the next statelnent is such that
it could be a whole checkout prograrn of sorts (all in one statement),
but its basic forrn would be very simple, for example:
VERIFY PRESSURE = 14.7 +- 10 PCT, ELSE FIXIT
7.3.5.6 Multiprogramrning Control
A. STAR T Subset: AC
[I WHENIST [AR T] prograrn-narne UPON
Options: AF
condition]
Execution of the narned prograrn is started as a separate time-share
shared sequence, subject to the constraint of the optional phrase if
present (which rnay optionally appear as a prefix).
B. TERMINATE
TE[RMINATE]
Subset: AC
pro grarn-narne
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Options: AF
The execution of the named program is terminated in an orderly
manner. That is, it is not allowed to run to completion, but it is
allowed to run forward to the appropriate point to execute the fir st
of one or more back-out sequences, which will restore all conditions
insofar as possible to the way they were when execution of the pro-,
program was started.
ESTABLISH SYNC Subset: AC Options: None
ES[TABLISHl SYNC [POINT] integer [WITH program-name]
This statement causes the announcement of the reaching of a specific
synchronization point to all programs started by this program, or to
the program that started this one. Execution of the starting and all
started programs is suspended until they have all reached this same
synchronization point in their execution, except that if the optional
WITH phrase is present, the only programs concerned are this one
and the ones named in the WITH phrase. (It may contain a list of
program names. )
D. ESTABLISH RESERVE Subset: AC Options: ME
ES [TABLISH] RESERVE [ON] external-variable
ELSE unconditional- statement
This is similar ,to the ESTABLISH PROHIBIT statement, except that
it requests the allocation of the named external variable (or explicit
or implicit list of external var iables) to the exclus ive use of the
present program, thus inhibiting other pr ograms from using them.
If the request cannot be granted, the unconditional statement is
executed.
PRIORITY
E. ESTABLISH PRIORITY
ES [TABLISH]
Subset: AC
integer
Options: None
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This requests the executive to give the present program the
specified priority in matters of scheduling. The request is always
granted. However, if the number of programs operating in the
higher priority levels leads to actual inter statement execution inter-
vals greater than the TBD maxima, the executive will force a
message, listing all executing programs by priority level and
requesting relief in someform. Such problems should be detected
during simulation or other verification activities during the pro-
gram development phase on the ground. It is not anticipated that
entry of the ESTABLISH PRIORITY statement will be allowed while
on-orbit.
7. 3. 5. 7 Programmable Sequence Controls
These controls are all of the data-process ing type, although many of the
statements primarily designed for checkout and control also provide pro-
grammable sequence control. At least those that belong to the GP subset
are really necessary in the construction of meaningful, significant programs
in any area of speciality.
A. CALL Subset: GP Options: AG
[CALL] subroutine-name argument-list
As already discus sed under SUBROUTINE, the operator of this
statement need not literally appear; and if the subroutine name was
defined as being mixed in with the parameter list, it is here mixed
with the arguments in the same way. The arguments may be any
expres sions, provided only that the data type of an ar gument expre s-
sian after it is evaluated as far as possible agree with the data type
declared in the subroutine for the corresponding parameter. (The
same applie s to function ar guments and parameter s. )
B. EXIT
EX[IT]
Subset: GP
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Options: None
This statement is used for the logical termination of functions,
subroutines, and programs. Unlike the phys ical END of tho se
units, it is perfectly possible to have more than one logical EXIT.
Any exit from a function must have an assignment of value of the
proper data type to the name of the function immediately preceding
it; the exit then carries that value back to where the functioI) was
called by name. Any exit from a subroutine cause s execution to
resume, with the statement following the subroutine call. Any exit
from a program will cause such status to be set for that program,
and a software interrupt will be triggered if the starting program
has arranged for it by means of an appropriate UPON statement.
c. GO TO
GO [TO J label
Subset: GP Options: AG
The statement having the named label (or the label designated by a
subscripted label variable) is the first of a new sequence to be
executed.
D. IF Subset: GP Options: AF, ME
IF condition [IS][~~~E] [,1 [THEN J unconditional-statement
This statement causes execution of the unconditional statement if the
total condition (including cases where the optional FALSE is present)
is TRUE, whereas the VERIFY statement (not considering the
BEFORE phrase) does the opposite. Provision of both stateme~ts
in the language is not really redundant, however, because of the
naturally opposite processes of data processing versus real-time
control programmers, when it comes to branching instructions.
The format of the IF statement above exhibits four optional elements,
none of which has any bearing on the operation of the statement
except the alter,native choice FALSE. However, the inclusion of any
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or all of the other s, it might be agr eed, improve the readability
of the statement. It is intended that all statements will allow the
inclusion of certain so-called I'noise" words (such as these) to the
extent that the improvement of communication and comprehension
counter balance s any nuisance of entry. The approved nois e words
must be natural and unambiguous. As seen above, they will not have
to be enclosed in single quotes, as is the case for gratuitous
material in general.
E. DO
DO
Subset: AG Options: None
1~~~gUGHllabelFOR index-variable FROM integer-
expres sion TO integer -expres sion [BY integer - expres sion]
This statement defines a program loop ending with the statement
carrying the specified label. The remaining phrases are optimized
for clarity, by providing each with a short keyword; and for consis-
tency so that the increment size, which is often omitted in favor of
the default value of one (l) is at the end. (In FORTRAN it is between
two other value s, none having keyword s; when it is omitted, there
is no indication except that there are only two numbers, the second
of which would otherwise be the third.) Integer-expressions are
any expression that evaluates to an integer value, including of
course, explicit integers. An index variable is any of the automati-
cally declared integer-type variables I, J, K, L, M, or N. There
is no WHILE clause in this loop-control statement; its function is
served and more clearly so by an immediately subsequent VERIFY-
ELSE QUIT statement.
F. QUIT
QU[IT]
Subset: AG
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Options: None
This statement conveniently provides for immediate termination of
a loop and transfer of control to the statement following the loop,
instead of having to give that statement a label, and using a GO TO.
A loop may be terminated, however, by any transfer of control out
of its range that does not provide for return automatically (as do
subroutine and function calls).
7.3.5.8 Execution Pause Control
A. HALT
HA[LT] I'text']
Subset: GP Options: None
Execution of the program containing the HALT is suspended. If the
optional text is present, it will be displayed. S.everal on-line
actions taken, as discussed in another section, may now be taken.
In addition, a simple RESUME function may be activated, in which
case execution proceeds with the next statement in sequence.
B. PLEASE
PL[EASE J ['text'l
Subset: AC
INTO var iable
Options: None
This statement is expected to be English-sentence-like in practice,
bec aus e the text will very typically, be ginning with" ENTER",
followed by the de scription of data to be keyed in, which when done
will be put into the named variable. Other possible actions, with
corresponding different inputs, are toggling of a switch, depression
of a function button, use of a light pen, etc. Capabilities are pro-
vided for bit and character-oriented searches of the resulting con-
tents of the named variable, if necessary.
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7.3.5. 9 Operator Controls
This section aSSUITles the existence of SOITle operator controls that will be
very useful at least during checkout on the ground.
A. ESTABLISH ABORT Subset: CC Options: None
ES [TABLISH 1 ABORT PROCEDURE subroutine-naITle
If the ABORT or equivalent button is depressed, each executing pro-
graITl should have established an eITlergency procedure to be
executed by ITlearts of this stateITlent. The compiler should refuse to
cOITlpile a prograITl that does not contain this statement at least
once, before any cOITlmands are issued.
B. ESTABLISH BACKOUT Subset: AC Options: None
ESTABLISH BACKOUT PROCEDURE subroutine-name
At the beginning of each new logical section of a test program, this
statement should be used to name a subroutine to be used if the
operator for any reason decides to back out of that section, and
indicates so by depressing the appropriate button. In order that the
backout procedure have an orderly context in which to start, execu-
tion will first proceed forward in the sequence of stateITlents cur-
rently being executed, until the first statement that has an H, S,
or B control character is encountered. The back-out procedure
will then be executed, and execution of the current program will be
suspended at the last previous stateITlent that had an S control
character.
C. S Subset: CC Options: AC
The advanced use of this control character in checkout has just been
described. Generally speaking, it is put on statements that are
safe stopping points (before execution of the statements). In a
more-basic use, depression of an appropriate button will cause the
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program to halt at the next encountered statement that carries
an S control character.
D. H Subset: CC Options: AC
This advanced use of this control character was also covered under
the discussion of ESTABLISH BACKOUT. Generally speaking, H
control characters are placed at closer intervals than S characters,
on statements that are safe for temporary holds (before execution of
the statements carrying it). In a more basic use, depression of yet
another button will cause the program to halt at the next statement
encountered that carries an H or S control character.
E. B Subset: AC Options: None
The only use of this control character was also covered above. It
is placed between Hand S characters, at points where there is some
de gree of stability, so that a well-designed back-out procedure will
be able to determine the actions to take to restore the former condi-
tions, before present conditions can get out of hand.
F. R Subset: CC Options: None
When the program being controlled at a given operator position has
its execution suspended, if the REPEAT button is depressed, execu-
tion will be initiated, starting at the last statement encountered that
bears an R control character, if any. If not, a message to that
effect will be displayed.
7. 3.5. lOOper ator Display
A. DISPLAY Subset: CC Options: AC
DI[SPLAY] [ON device-name] position-information
display-information
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The optional ON phrase must be us ed if the display device to be used
is not the prime display device for the operator position controlling
the program containing the DISPLAY statement. The rest of the
statement needs to be the subject of an independent study in the next
phase, to define a comprehens ive display language.
B. PRINT Subset: GP Options: AG
PR[INT] [ON device -name] print-information spacing-
information
Compared with the DISPLAY statement,· this statement is relatively
simple, but there are some problems, such as how to indicate in
natural but concise language that there are to be six fractional
digits in one conversion, that the next four numbers are to be for-
matted the same way, and that the next 26 characters are to be
printed "as is. II
C. FORMAT Subset: AG Options: None
FO [RMAT] format-information
This is included to indicate that as a fallback, the horrendously
unnatural language of the FOR TRAN FORMAT statement will
pro bably find use.
D. LIGHT
LI[GHT]
Subset: CC
indicator-name
Options: None
This statement will be needed to light passive indicators and buttons
having lights.
7.3.5.11 Peripheral Input-Output
A.· LOG
LO[Gl variable
Subset: AC
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Options: None
This statement will log out the named variable (or implied list of
variables) along with a time stamp to the on-board recording device.
B. INPUT Subset: AG Options: None
IN(PUT] (file-name] FROM device-name INTO variable
This will be used for everything from reading the card reader (on
the ground) to retrieving a named file from mas s storage.
C. OUTPUT Subset: AG Options: None
OU(TPUT] [file-name] TO device-name FROM variable
This may be used for such varied purposes as storage images and
driving the voice synthesizer or other audio devices.
7.3.5. 12 Computational Capability
ASSIGNMENT STATEMENTS Subset: GP Options: CC. ME.
AF. VM.
SM, AG,
AC
VARIABLE = EXPRESSION
The variable (or implicit list of variables) on the left is lias signed, 11
or given, the values of the expression (or explicit list of expres-
sions, or implicit list of constants) on the right. The basic use of
this statement would be of the type "y =A * X, + B. II The numerous
possibilities for advanced and varied use are presented in
Table 7-8.
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Table 7-8
ALLOCATION OF ASSIGNMENT STATEMENT TYPES AND
CAPABILITIES TO LANGUAGE SUBSETS
As signment Statement Type
Arithmetic,
Capability Double
Levels /Features Precision Complex Logical Time Text Mixed
Basic GP GP CC
Advanced AF AF AF AG AC
Multi- Element ME ME ME ME ME ME
Bit-Byte ME ME
Accessing
Char.-String ME
Accessing
Content Addressing ME AC ME ME
Vector -Matrix VM VM VM
Symbolic SM SM SM
7.3.5.13 Variable Definition
A. VARIABLE Subset: GP Options: ME» VM,
AG, AC
VA[RIABLE] [MULTI-ELEMENT-TYPE]
/VARIABLE-NAME [DIMENSION]
[MODE]
= [CONSTANT] I
All variables must be defined to the compiler in some manner. How-
ever, all external variables will be automatically defined in the
dictionary, and they do not have to be named in VARIABLE state-
ments. A computer-internal variable must appear if it is of multi-
element type, so that the compiler will know how much space to
allocate the variable. The space is the product of numbers given
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qin the "dimension" list). Dimension and multi-element type are
required for multi-element variables.
A single-element variable need not appear in a VARIABLE statement
if the user can accept the default data type of floating-point, the
globality mode of "local" (i. e., global only to the smallest program
unit containing usage of the variable), and does not wish to initialize
the variable with a constant at the time of definition. Any variable
may be named in a VARIABLE statement, however, in which case
the data type will be floating point if not specified, mode will be
local if not specified as global, and will have an undefined value
status if not initialized.
When a multi-element variable is named in a VARIABLE, the same
default applies, concerning data type, mode and initialization, if
not specified. However, a list of data types may be given, so that
(for example) the contents of each column of a table-type variable
may be defined separately. Initialization if desired may be to the
same single constant value, or to a specified list of constants.
Initialization if used is restricted only to agree with the data type or
types that are in effect, default or otherwise.
The subscript lIn" on the part of the statement format enclosed in
braces indicates that an indefinite number of variables may be named
and optionally initialized in the same VARIABLE statement, except
that they all have the same data type and mode, and multi-element
type if applicable, which is in effect for that statement.
Very few variable names are reserved by the language, such as the
names of universal time variables and the index variables, I, J, K,
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L, M, and N, which are automatically defined as type integer for
use in DO loops.
B. ESTABLISH ACTIVE Subset: AC Option s: None
ES[TABLISH] [NOT] ACTIVE TABLE-VARIABLE-NAME
(EXTERNAL- VARIABLE)
[E LSE unconditional-statement]
This statement assumes normal usage of the table variable, in which
the first column is loaded with external variable names. The active
and inactive state of a row of the table will be indicated by some
appropriate means, such as the state of the sign/lead bit of the
words of the first column, since not all of the bits will be required
to hold the reference number. A content-addressing search will
be performed against the first column, masking out the status bit.
When a match is found, the status will be set active. If a match
is not found in the entire column, the statement in the optional
"ELSE" clause is executed, if present. If not, the next statement
in sequence is executed after issuing an appropriate error message.
If the optional NOT appears, all the above discussion holds, except
that if a match is found, the status will be set inactive.
7. 3. 5. 14 Language Extension
It is recognized that it is highly unlikely that any statement set formulated at
a given point in time will prove completely adequate over the entire lifetime
of the Space Station. The Space Station program will grow and evolve, and
so must the programming language. Capability is therefore provided to
extend the language through use of the statement defined below:
SPECIFY Subset: AG Options: AF, AC
SpIECIFY] I'text' [variable]r[= I'text' lexpre ssion] (]
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The superscript Ilnll implies an indefinite number of occurrences
of terms of the type enclosed by the braces. In the form of this
statement (not using the major optional portion), each optional
occurrence of a variable when utilized will name a syntactic entity
known to the compiler. For example, suppose that the ESTABLISH
PRIORITY statement (7.3.1.6.5) did not exist, but that a require-
ment for it developed. The statement could be "built, II using the
form:
SPECIFY IESTABLISH I 'PRIORITY' INTEGER
This would, in effect, add the new statement to the vocabulary and
make it available for future us e.
In the full-length form of the SPECIFY statement, all that is to be to
the right of the equal sign must define an existing accepted form that
is recognized by the compiler. A new form, that specified on the
left, is then made equivalent to that on the right. Each optional
occurrence of a variable when utilized, in this case, names a
dummy variable which is required only to be different from all the
others named, and to be used at least once in the expression on the
right-hand side. An example of using this form to simply define
a synonym is shown below:
SPECIFY II PERFORM" = 'CALL'
Obviously the power, both good and bad, of this statement is large,
and discretion n1(l:;t be used in its application. Properly us ed, how-
ever, it will add greatly to the versatility of the language.
7.3.5.15 On-Line Commands
The statement described in this section are entered at the interactive console
in the same way as statements intended to become part of program modules.
The es sential distinction is that execution of the statements is immediate.
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Some of the statements serve to initiate the various on-line user modes that
allow the input of statements to programs, and other s reque st execution of
a limited set of functions; i. e., they are like one-statement programs. Note
that words in the on-line comITlands do not have to be unique froITl those of the
the normal statement language. On-line cOITlmands are interpreted by cer-
tain software logic, and normal statements are analyzed by the compiler.
However, on-line comITlands are functionally the same as their prograITl
module counterparts.
A. COMPILE
COMPILE
Subset: GP Options: AG
This requests the establishment at the entering operator position of
the new program development mode. The other modes possible are
program modification, and immediate execution. (In the conversa-
tional use of the interface, these three would come up in a display of
alternatives to be selected from, when IIOn-Line ll was selected from
a higher-level set of alternatives.) Particularly when on-orbit, an
absolutely fool-proof method of user identification must accompany
the request of any of these on-line modes. (Fingerprint reading
devices are already commercially available; voice recognition is in
an advanced stage of developITlent.) This is because the extent to
which on-line modes are used must be very clearly limited, as a
function both of mission phase and of user; e. g., if any program
development or modification at the statement language level is
allowed during flight, only very knowledgeable and responsible users
should be permitted to make the changes, and the scope of their
activities must be tightly restricted.
B. MODIFY
MODIFY
Subset: GP
program-name
Options: AG
This requests the mode and right to modify the named existing pro-
. gram module. As a rule, program modification should be controlled
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more stringently than new program development, but the potential
need for it is inescapable.
Once the MODIFY mode has been accepted, the named program will
be retrieved, and administrative statements or buttons will be pro-
vided for displaying the areas of the program to be modified,
"rolling" the display forward or backward, and specifying whether
statements are to be added, deleted, or changed. The additions
and changes will themselves be in terms of the statement language,
the description of which will continue after this section on on-line
commands.
C. ALLOCATE Subset: AG Options: AC
ALLOCATE number-of-additional-words-0f-main-memory
The present user needs this statement only if he knows in advance
that the standard allocation is insufficient. The request will be pro-
cessed in light of comparative priorities and responsibilities of
users having main-memory residency requirements.
D. SAVE Subset: GP Options: AG
SAVE program-name
After a user has compiled or modified a program (module), this
statement is used to store the new program (version). The program
name becomes the name of the new program, and it must be differ-
ent from any existing (program) module name, or the system must
request high-level authorization to delete the existing module first.
A statement will be provided for that purpose, as well as for purg-
ing of files. Of course, the response may be to submit a SAVE
statement with a new name. On-orbit, us e of this statement will
be restricted to at least those qualified to use subset AG.
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E. EXECUTE
EXECUTE
Subset: GP Options: AG
This statement requests the establishment of the most critical of the
on-line user modes, that in which subsequent commands, if accepted,
result in immediate execution of a limited set of functions similar
or identical to those of the statement language. A description of
these typical functions follows:
(The COMPILE and MODIFY modes are potentially more dangerous,
although their results should not be available in the EXECUTE mode
until approved by all members of some duly recognized review
board, at least one member of which is on the ground. The danger
referred to lies in the fact that a modified program, or a new pro-
gram replacing an old, will sooner or later be executed automati-
cally, as suming that there was a need for the program module in
the first place. Granted that some form of certification must pre-
cede the acceptance of such a program into the system, it is difficult
to imagine anything but the most trivial program development
on-orbit that could be certified satisfactorily on-board. )
F. DISPLAY Subset: CC Options: None
DISPLAY display-name-code
The purpose of this on-line DISPLAY statement is only to request
the initiation of predefined displays, such as those of subsystem
status. The display request may be queued, based on its priority
relative to the current usage of the display devices. This statement
is apparently absolutely safe for execution on-orbit, and it may be
entered without first establishing the EXECUTE mode.
G. CALL Subset: GP Options: AG
CALL subroutine -name (ar gtiment-list)
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This statement requests the execution of the named subroutine,
independent of any active or inactive program. The name and para-
meter list will be checked for validity as much as possible. The
system should provide for the display of results (named by none or
more of the arguments given), at least to the extent to which the sub-
subroutines successfully complete execution.
H. START Subset: CC Options: AC
[WHEN tirpe-global =
[EVERY time-number
time-number] START program-name
[FOR time-number]]
This statement requests the execution of a standard program, with
optional phrases to specify the starting time, the periodicity, and
the duration of periodicity.
1. TERMINATE Subset: AC Options: None
TERMINATE program-name
This statement requests orderly termination of the execution of the
named program; i. e., it directs it to reset conditions to where they
were initially.
J. GO TO
GO TO label
Subset: AG Options: None
Entry of this statement at any particular operator position is valid
only if that position has dedicated control over an active; i. e.,
STARTed, program whose execution is currently suspended. The
statement requests the resumption of execution at the statement with
the named label. The label must not only exist in the program in
question, but the associated statement of the program must have
an IIE" control character (see below) defining that statement as an
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acceptable entry point. In any case, the operator takes an
enormous responsibility upon himself when using this on-line com-
mand, believing that the program can continue successfully from
some point other than where it is halted.
K. ASSIGNMENT Subset: AG Options: None
VARIABLE = EXPRESSION
As s ignment statements in this context may be needed to alter a
status, inserting additional or updated data, setting conditions to
permit use of the on-line GO TO (above), etc. Once again, this
repr es ents a das s of commands that need to be available, but which
would be used on-orbit only with the greatest caution and in the con-
text of maximum programmed interlocks against improper use; it
is not the same as responding to a preprogrammed request for
specific data, all acceptable values of which cannot of themselves
lead to disaster. On the other hand, commands such as the se have
been proven to facilitate ground checkout of software and hardware
enormously.
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Section 8
IMS BREADBOA RD TEST REQUIREMENTS
The IMS Breadboard is made up of the various hardware elements being
developed and delivered by the contractor under the Space Station Study
Special Emphasis Task, plus additional equipment to be provided from other
sources. In accordance with current planning, this equipment is to become
a part of the Space Station subsystem breadboard (SSB) at Marshall Space
Flight Center.
The following paragraphs define the objectives and the hardware and soft-
ware requirements as sociated with integration and testing of the IMS
breadboard at MSFC. Primary emphasis is placed on the requirements
as sociated with the breadboard elements that are products of the special
emphasis task. These include the data bus, the control and display console,
and the K -band communications equipment
u
8. 1 OBJECTIVES
The basic objectives of the breadboard integration and testing program are
to investigate and evaluate system-design concepts applicable to manned
space flight and to provide a technology base for future development of flight
hardware for the Space Station, RA M' s, and related programs. More
specifically, the objects are:
A. To verify and evaluate the design and operation of the data bus
system, including the bus controller, the Data Bus Terminals,
and the Remote Data Acquisition Units.
B. To develop and verify the interfaces between the data bus system
and user systems. These user systems include the experiment
programs and the Space Station subsystems, such as display
and control, communications, guidance, navigation and control,
electrical power, propulsion, and environment control and
life support.
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c. To develop and evaluate control and display concepts, including
the application of existing and advanced control and display
hardware to achieve optimized man-machine interaction.
D. To develop and evaluate data-processing concepts, including
multiprocessor computer systems, data storage and retrieval
methods, and other related aspects of data processing.
E. To develop the computer software necessary to implement the
integrated data management concept, including data bus control,
display generation, procedure execution, and overall
executive control.
8.2 INTEGRATION AND TEST PLAN
The integration and test plan described here is designed to achieve a fully
operational breadboard system in a series of logical steps, with each step
building upon capabilities developed in the previous step. Maximum use is
made of self-test and diagnostic capabilities inherent in the breadboard
equipment to minimize requirements for complex special test equipment.
The test plan is divided into two parts, covering the initial installation and
test of the breadboard, and the extended development tests. These are
discussed in the following sections. Primary emphasis is given to the initial
test phase, which is directly concerned with the hardware developed under
the Space Station contract.
8.2. I Initial Installation and Test
8. 2. 1. I Objectives
The objective of this phase is to achieve an initial operating capability for
the IMS breadboard hardware and software. Specific objectives are to
achieve the following:
A. Demonstrate operation of the data bus under computer control.
This will include two-way transfers of data between the computer
and the bus, and computer controlled terminal-to-terminal
data transfers.
B. Verify the capability of the Remote Data Acquisition Units to output
commands and to acquire data under computer control.
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C. Verify the capability of the display and control console operator
to conununicate with the coznputer via the data bus, and of the
console display equipznent to operate under coznputer control.
D. Deznonstrate znodulation of the Ku-band Exciter by coznputer
generated data.
E. Develop and validate the basic coznputer prograzns required to
iznpleznent the above operation.
8. 2. 1. 2 Hardware Requireznents
The hardware required consists of the following itezns:
A. Support coznputer (XDS 930)
B. Bus Inte rface Unit
C. Data bus znodezns (2)
D. Data Bus Terzninals (2)
E. Data bus c abIes and line couplers
F. Reznote Data Acquisition Units (2)
G. Display and control console
H. Ku-band RF exciter
1. Ku - band RF power aznplifier
J. Ancilliary equipznent
A block diagrazn of the breadboard is shown in Figure 8-1.
The data bus equipznent, RDA U I s, display and control console, and RF
equipznent will be delivered by MDAC as part of the IMS special eznphasis
task. The support coznputer and the Bus Interface Unit are to be provided
by MSFC.
Support Coznputer
The support coznputer has been identified as an XDS 93 O. This is a 24- bit-
word-length znachine with a 1. 75 tJ.sec cycle tizne and a 32, 968 word zneznory.
Available peripherals include a typewriter, a high-speed printer, a card
reader /punch, tape drives, and disk files. The systezn will serve as the
central data processor for the IMS breadboard during the initial test and
integrated phase, or until the SUMC onboard processor is available.
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Functions to be performed by the computer include data bus control, display
generation, and procedure execution. The computer interfaces with the
data bus through the Bus Inte rface Unit.
Bus Interface Unit
The Bus Interface Unit (BIU) provides the control functions necessary to
interface the data bus to the computer. The unit operates under computer
control, but it has the capability of independently executing computer-
generated instruction sequences and buffering data into and out of the
computer's main memory. The BIU also performs parallel-to-serial and
serial-to-parallel conversion, timing, and traffic control functions for the
bus system. The unit interfaces with the bus through a data bus modem.
Data Bus Modem
The modem performs the modulation and demodulation of data to and from
the data bus. The unit receives serial digital data at rates up to 10 megabits
from the Bus Interface Unit and Data Bus Terminals, and outputs the data
to the bus on an amplitude-modulated carrier. It also receives amplitude
modulated data from the bus and provides a demodulated serial digital data
output to the Bus Interface Unit and te rminals. Modems for the initial IMS
breadboard will operate at a center frequency of 140 MHz. Additional
digital data modems and analog modems will be added in later phases of
breadboard development.
Data Bus Terminal
The Data Bus Terminal (DBT) provides a two-way interface between the bus
and the using equipment (such as the Remote Data Acquisition Unit, the display
and control console, and the RF communications equipment). Each DBT has
the capability to accommodate eight such devices. The data interface
between the DBT and the using devices is in the form of a serial digital data
stream at a rate of one megabit. The terminal contains a 512- bit memory
for data buffering, and the necessary logic to perform the data routing and
control functions. A full description of the terminal is provided in
Section 3.4 of this document.
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Data Bus Cables and Line Couplers
Cables and line couplers provide the distribution of data bus signals. The
cables are coaxial type. Branching of the cables is accomplished via the
line couplers, which provide impedance matching and electrical isolation.
Remote Data Acquisition Units
The Remote Data Acquisition Units (RDA U) provide a standard measurement
and control interface for subsystems and experiments. Capability is pro-
vided for multiplexing, signal conditioning, and digitizing of 30 analog
channels and 16 bilevel channels. A built-in limit-checking capability is
provided for all channels using internally stored limit values. Any or all
measurement values are addressable by the computer. Sixteen bilevel
command outputs are provided for' control functions. The RDA U interfaces
with the data bus through a Data Bus Terminal. A complete description of
the RDA U is given in Section 3.4 of this document.
Displc::.y and Control Console
The operator interface is provided by the display and control console. This
unit contains a variety of display devices, including both alphanumeric and
graphic CRTs, LED clock/timer displays, indicator lights, analog meters,
and a voice message generator. Operator input devices include alphanumeric
keyboards, a light pen, discrete function switches, and a unique program-
mable function keyboard. The unit interfaces with the data bus through a
Data Bus Terminal. It also has provision for accepting and displaying video
information. A complete description of the console is given in Section 4.3
of this document.
KuBand RF Exciter
The Ku - band exciter provides capability of accepting video, audio, and
digital inputs from the data bus or other sources, and of outputing a
modulated RF carrier at a center frequency of 14. 5 GHz. A detailed
desc ription of the unit IS provided in Section 5. 1 of this document.
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~-Band RF Power Amplifier
The RF power amplifier provides amplification of the Ku-band exciter output
to a minimum RF power level of 10 watts. A full description of the unit is
contained in Section 5.2 of this document.
Ancilliary Equipment
The following sections define items of ancilliary equipment that are required
to implement the Phase I test ::lnd integration plan. These items include test
fixtures, support equipment, and laboratory test equipment.
Interface Simulation Fixture - One test fixture, identified as the interface
simulation fixture, is required. The purpose of this device is to simulate sub-
system interfaces to the Remote Data Acquisition Units. These interfaces
include the analog and bilevel signal inputs and the bilevel command outputs.
The analog signal inputs to the RDA U' s may be in either the 0- to 40-mvdc
range or the 0- to 5-vdc range. Test inputs should be in the form of variable
voltage levels covering these two ranges. Although it is not necessary to
provide simultaneous inputs to all 30 analog channels of each RDA U, a
representative number of channels should be provided to allow a reasonable
degree of fidelity in the testing. Each simulated channel input should be
manually adjustable, and provision should be made for verifying the selected
level by measurement with a standard voltmeter.
The bilevel inputs to the RDA U' s are nominally either 0 (open circuit or
ground) or 5 vdc. For test purposes, these inputs may be provided by the
interface simulation fixture in the form of manual switch controlled circuits.
An alternate and more economical approach would be to jumper these signals
from the RDA U bilevel command outputs, thus allowing the simultaneous
verification of both the input and command functions.
Testing of the bilevel command outputs will require jumpering as described
in the preceding paragraph, or some form of bilevel indicators in the inter-
face simulation fixture. These outputs are nominally 5 vdc in the "on" state
and are designed to drive a 1000-ohm load. The use of lamp indicators, if
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desired, will therefore require that lamp driver circuits be provided in
the test fixture.
Support Equipment-The Saturn DSV4B Model 298 display system has been
identified as support equipment for the IMS breadboard. It is understood
that this equipment will be available at MSFC and will be used to provide
video inputs to the control and display console to aid in demonstration and
evaluation of Space Station display concepts. The model 298 contains a film
system capable of storing and selectively retrieving up to 96 35-mm slides.
Slide s election is controlled by a manual control panel, which is part of the
unit. The film system operates in conjunction with a flying spot scanner,
which converts the film images into video form. The video signal is routed
to the control and display console via coaxial cable. A video sync signal
from the display and control console is also required, and this too will be
transmitted by coaxial cable.
Laboratory Test Equipment-The following items of laboratory test
equipment are required:
A. Oscilloscope; 50-MHz, dual trace, delayed sweep
B. Multimeter; ac/dc volts, ohms
C. Spectrum analyzer; H.P. 855lB or equivalent, with Ku-band
adapters
D. RF power meter; H. P. 327A or equivalent, with thermocouple
mount
8.2. 1. 3 Software Requirements
Software required for the initial test and integration phase will be designed
to operate on the XDS 930 computer (except as noted below). It consists of
the following major elements:
A. Utility routine
B. Console self-test routine
C. In-Line test and diagnostic routines
D. Executive scheduler
E. Procedure implementation routines
F .. Data bus input/output control module
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G. Display processor
H. Fault isolation and recovery Inodule
A brief description of each eleInent follows.
Utility Routines
This package consists of the XDS MONARCH and FORTLINK prograIns.
MONARCH provides such capabilities as a batch processing Inonitor, peri-
pheral equipInent I/O routines, loaders, dUInps, trace, and debug routines,
and basic operator controls. A METASYMBOL asseInbler and FORTRAN II
cOInpiler are also provided. FORTLINK provides, through an off-line
prograIn called SYSGEN, the ability to generate a systeIn on RAD or tape
consisting of MONARCH and arbitrary segInents of the user's code that
may be rapidly called into core as needed.
Console Self-Test Routines
The display and control console includes an IMLAC PDS-l alphanuIneric
and graphic CRT display. This device contains a sInali prograInInable data
processor, which controls the generation of display inforInation and has
general-purpose data proces sing capability, including 8192 words of
memory. A special test Inode is provided in the display and control console
logic to perInit PDS-l output data (generated under PDS-l prograIn control)
to be transferred to the other console display devices.
Utilization of this feature requi res that the appropriate test program be
written for the PDS-l proces sore This prograIn should be written in the
PDS-l asseInbly code, and should provide the capability to output pre-
formatted test messages to the various display devices. The prograIn is
specifically required to perforIn the following:
A. Output a test message to the alphanuIneric CRT display. The
test message should contain all displayable characters and
include all addressable screen positions.
B. Output a sequence of test Inessages to the voice Inessage unit.
The sequence should include each word in the voice unit vocabulary.
477
NOTE: Voice messages may. if desired. be simul-
taneously displayed on the CRT display to
allow ease of verification by the console
operator.
C. Output a sequence of test messages to the programmable keyboard
display. The sequence should be designed to display every
displayable character in each addressable screen location.
D. Output a time preset message to the event timer and exercise
the timer controls.
E. Exercise the clock controls.
F. Light each of the discrete indicator lamps and illuminated switch
lamps.
G. Exercise each of the analog meters through zero to full scale.
Test execution should be under the control of the console operator, either
from the PDS-I keyboard or from the PDS-I processor maintenance panel.
Capability should be provided to execute selected test subroutines as desired
by the operator. to "single-step" through a test, and to repetitively loop on
a given test.
In-Line Test and Diagnostic Routines
The in-line test and diagnostic routine is required to provide an early
operating capability for the IMS breadboard, and for use throughout opera-
tion of the breadboard in testing and trouble-shooting the system. The
diagnostics should be fully self-sufficient to allow operation independent of
other software. such as the data bus input/output control and the display
proces sing routines. The neces sary capabilities are as follows:
A. Output test messages to the Bus Interface Unit and verify
proper response.
B. Output all possible Data Bus Terminal commands and check
the response of the terminals to these commands.
C. Load the Data Bus Terminal buffer memory with predetermined
data patterns and read the data back for verification.
D. Initiate and verify terminal-to-terminal transfers on the
data bus.
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E. Load and verify the Remote Data Acquisition Unit memory.
F. Read each RDA U data input channel and verify operation.
G. Exercise each RDAU output channel.
H. Recognize and verify switch and keyboard inputs from the
display and control console.
1. Exercise the various display and control console display devices
by outputting predetermined test patterns for operator
verification.
J. Output test data patterns to the Ku-band exciter.
The ability to selectively execute the various tests, to single-step through
a test, and to repetitively loop on a given test should be included to provide
maximum flexibility and utility. Operator control of the test sequences
should be provided either from one of the display and control console devices
(such as the alphanumeric CRT) or from the SDS 930 console.
Executive Scheduler
The executive scheduler, as the name implies, performs those functions
necessary for overall control of the IMS breadboard test and operating
programs. The scheduler receives inputs in the form of program statements
from the test or operating program being exercised, and supervises state-
ment execution. The program statements may be in high-level English-like
format or in a more basic verb-noun form, depending on the degree of sophis-
tication desired. The scheduler will perform a first-level interpretation of
the program statements and then call the appropriate procedure implementa-
tion routines or I/O routines as required. The scheduler will also perform
such functions as priority allocation and control, interrupt processing,
and such "housekeeping" functions as error checking.
Procedure Implementation Routines
The procedure implementation routines are the "workers" of the software
system, performing the various procedure tasks under the direction of the
executive scheduler. These tasks include:
A. The generation of data bus outputs (commands and data) for
processing by the bus control software.
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B. Interpretation and processing of data received from the
data bus.
C. Utilization of the display processing software to output data to
the visual displays.
D. Storage and retrieval.
Data Bus Control Module
The data bus control software module provides the program linkage to the
data bus, and performs the bus control functions. The module receives
requests for data transfers from the procedure implementation and display
processing routines. The module converts these to the proper bus formats,
appends the neces sary function codes and addres stags, and activates the
hardware Bus Interface Unit. When the transfer has been completed, the
module notifies the requesting program element. The bus control module
also implements the functions of bus priority control, scheduling of
periodic operations such as polling, and error checking.
Display Processor
The display processor has three major functions:
A. Formatting of data to be displayed on multiformat display devices,
such as CRT and plasma panel displays in accordance with the
9-perating concepts for use of these devices. This includes
conversion of data to engineering units, so labeled if required
by the procedure, and the generation of graphic display formats,
including coordinate conversion and curve fitting.
B. Control of discrete display functions, such as indicator lights
and meters.
C. Proces sing of operator inputs, including alphanumeric mes sages,
function key and discrete switch inputs, and light pen operations.
Fault Isolation and Recovery Module
This module is primarily concerned with the detection of errors in the test
or operational program code, and with system errors other than those
covered by the standard XDS software. Detection of a fault may simply
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result in notification of the operator, followed by a halt, or it may initiate
procedures for isolating the fault or circumventing it so that operations
may proceed.
8.2. 1. 4 Facility Requirements
Facility power and environmental requirements for the initial IMS Bread-
board are given in the following sections. Requirements for the XDS 930
computer and the Bus Interface Unit are not included.
Environment
The breadboard equipment is designed to operate in an ambient temperature
range of 50 0 to 85 0 F with relative humidity between 10 and 80 percent.
Electrical Power
Electrical power requirements for the breadboard equipment are listed
below. All power is 115-vac, 60-Hz, single-phase unless otherwise noted.
A. Data bus terminal (each) 150 watts
B. Modem (each) included in DBT
C. RDA U (each) 50 watts
D. Control and display console 1000 watts
E. Ku - band exciter 200 watts
F. Ku-band power amplifier 250 watts
It should be noted that the DSV4B-298, which has been identified as support
equipment for the IMS breadboard, requires three-phase 115/Z08-volt,
400-Hz power for the logic section, plus single phase lIS-volt, 60-Hz power
for the video equipment. In the event that 400-Hz power is not available, the
logic section may be powered by standard laboratory type dc supplies
operating on 60-Hz power. The specific power requirements for this mode
of operation have not been determined, but they will be slight because only
a small portion of the logic section is required in the planned breadboard
application.
8.2. 1. 5 Test and Integration Plan
The test and integration plan described in the following paragraphs is designed
to achieve full system level operation of the IMS breadboard in a progression
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of subelement tests. This will allow verification of each hardware interface
and the associated cO!llputer software in a logical sequence, and will
minimize pos sible problems caused by introduction of multiple unknowns In
a single test. In general, testing will begin at the computer /data- bus inter-
face and progress outward to the more remote system elements. It is
assumed that all individual hardware elements, such as the Data Bus
Terminals and RDAU' s, will have been previously functionally tested at the
assembly level, and that initial off-line debugging of the software has been
accomplished. It is further assumed that testing will be performed at
MSFC, and that the MSFC XDS 930 computer and bus interface unit will be
available in accordance with the proposed test schedules.
Computer /Bus Interface Unit Integration
The computer /Bus Interface Unit tests will verify the compatibility and
functional perfo rmanc e of the interface between the XDS 930 computer and
the BIU. Specifically, this will include the following:
A. Verify the ability of the computer to transfer control instructions
to the BIU via the parallel output (POT) lines.
B. Verify the ability of the BIU to transfer data to and from the
XDS 930 memory via the DSC -II channel.
Assuming that adequate self-test provisions are implemented in the BIU, the
test may be performed entirely under control of the XDS 930 computer.
This may be accomplished by commanding the BIU, via the POT channel, to
read preformatted test data from the computer memory via the DSC-II
channel and then write the data back into the computer memory at a
different core location. A simple comparison check may then be performed
by the computer to verify correct ope ration. The software for generation
and verification of the test data is included in the test and diagnostic
routines described previously.
Bus Interface Unit/Terminal Integration
Following initial verification of the computer /BIU interface, the Data Bus
Terminals (DBT' s) will be connected (one at a time) to the BIU. Under
control of the XDS 930 computer, each of the DBT's will be exercised to
demonstrate the compatibility of the BIU /DBT interface and to confirm
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proper operation of the terminals and modems. This will be the first test
of the data bus under computer control, and will therefore be a critical one.
The test will first establish the capability to communicate over the bus by
transmitting appropriate trial command sequences to the DBT's and verifying
the "All word and "G" word responses. The DBT buffer memories and the
block transfer capabilities of the system will then be verified by loading
the buffers with computer-generated data blocks of varying lengths up to
512 bits, and then reading thes e data back into the computer via the bus, for
comparison with the original data. The data transfers will be up to the
maximum rate permitted by the selected BIU /computer interface
configuration, but will not exceed 10 megabits /second. The software for
implementing the test will be part of the test and diagnostic routines.
Terminal to Terminal Transfers
After integration of both DBT's onto the bus, the capability to execute
terminal-to-terminal transfers will be proven. This may be accomplished
by loading the buffer memory of one terminal with data from the computer,
initiating a transfer of the data from that terminal to the second terminal,
and then reading the data back to the computer from the second terminal
for verification. The required software, as in the previous test, will be
provided by the test and diagnostic routines.
RDA U /DBT Integration
The Remote Data Acquisition Units will be incorporated into the system, one
at a time, by connecting them to one of the DBT's and executing a series
of tests under control of the XDS 930 computer. These tests will verify
the capability of the RDA U' s to operate with the data bus and will include
the following operations:
A. Load the RDA U memory with preformatted blocks of data from
the computer, and read this data back to the computer for
verification.
B. Read each of the analog and bilevel input channels. This will
require that simulated data inputs be provided. For the
analog channels, variable voltage signals (0 to 40 mvdc and
o to 5 vdc) will be required. For the bilevels, simulated
inputs (5 vdc) may be used, or the outputs of the bilevel
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cOIT1IT1and channels IT1ay be connected back to the bilevel
IT1easureIT1ent channels, either on the saIT1e RDA U or on
the second unit.
C. Energize each of the bile vel cOIT1IT1and channels. Proper
operation IT1ay be verified by connecting external equipIT1ent,
such as a voltIT1eter, to each channel, or by connecting the
cOIT1IT1and channels to the bile vel IT1easureIT1ent channels as
desc cibed above.
D. Exercise the liIT1it-check capability of the RDA U' s by varying
the siIT1ulated analog inputs above and below preset liIT1its.
Verify the response of the RDAU in detecting the condition and
of the DBT in recognizing the resulting" exception" signal
froIT1 the RDA U. Also, verify the ability to read the RDA U
out-of-liIT1it status register froIT1 the cOIT1puter.
Operation of each of the eight channels on each DBT should be checked during
this test by sequentially connecting the RDAU's to all channels.
The software required to iIT1pleIT1ent these operations is included in the
test and diagnostic routines.
Display and Control Console Self-Test
The display and control console will have received a full functional test prior
to delivery. The predelivery test will be sOIT1ewhat liIT1ited in scope however,
because of the unavailability of software. To reverify console operation and
perforIT1 a IT10re cOIT1prehensive deIT1onstration of the console displays,
postdelivery tests IT1ay be perforIT1ed, using the console self-test routines
described in Section 8.2.1. 3. These tests will utilize the prograIT1IT1able
data processor of the IMLAC PDS-l display, which is a subasseIT1bly of the
cons ole, to generate data for exercising all of the console display devices.
Operation of the alphanuIT1eric CRT, voice IT1essage unit, prograIT1IT1able key-
board, clock, event tiIT1er, discrete indicator lights, and analog IT1eters, as
well as the PDS-l itself, IT1ay thus be deIT10nstrated prior to interfacing the
console with the data bus. Since these tests are independent of the data bus
and the XDS 930 cOIT1puter, they IT1ay be perforIT1ed in parallel with the tests
of the other breadboard eleIT1ents.
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In addition, the video display capabilities of the console may be demonstrated
during this time period by supplying an external video signal for presentation
on the console monitor. This is a standard 525-line monitor and is used to
display the output of the alphanumeric character generator. The external
video signal may be displayed in lieu of the character generator output, or
the two displays may be combined, with the alphanumeric character informa-
tion superimposed over the video picture. External video may be supplied
from any source capable of supplying noncomposite video at the 525-line rate
and accepting separate sync from the sync generator in the display and
control console.
The system block diagram illustrates use of the Saturn DSV4B Model 298
display system as the video source. This unit contains a flying spot scanner
(35-mm slide system, which may be used to provide a variety of video
images) .. Slides may be prepared, for example, to simulate experiment
video, closed-circuit TV, microfilm files, or other such sources. The
Model 298 also contains a vidicon camera, which may be used to provide
image inputs to the console to simulate closed circuit TV or other video
sources.
Console /DBT Integration
Integration of the display and control console with the Data Bus Terminal will
be accomplished following the console self-tests described previously. The
console will be connected to one of the DBT interface channels, and a series
of tests will be performed. These tests will verify the capability for two-way
communication between the console and the computer, and demonstrate
operation of the console control and display devices under computer control.
The following operations will be included:
A. Transmit preformatted alphanumeric messages for display
on the alphanumeric CRT.
B. Transmit keyboard input messages from the alphanumeric CRT
to the computer. Verify by computer comparison to predeter-
mined formats, by output on the line printer or typewriter, for
operator verification, or by return to the CRT for display.
C. Transmit preformatted alphanumeric messages and graphic
forms by display on the graphic CRT.
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D. Transmit keyboard input messages from the graphic CRT to the
computer and verify as described in Item B above.
E. Demonstrate light pen operation by computer recognition and
processing of light pen interrupts.
F. Demonstrate operation of the programmable function keyboard
by computer recognition of keyboard inputs and display of
preformatted computer output mes sages.
G. Output computer-generated messages on the voice message
unit.
H. Demonstrate computer recognition of cons ole discrete switch
inputs.
1. Transmit computer-generated messages to activate the discrete
indicator lights and analog meters.
J. Demonstrate computer control of the clock and event timer
displays.
The computer programs associated with these operations are part of the test
and diagnostic software.
KuBand Exciter and Power Arn.plifier Integration
The extent to which the Ku-band exciter and power amplifier can be utilized
in this phase depends to a large degree upon the availability of supporting
hardware. Capability will be provided for connecting the exciter to the bus
through a modem as indicated in the block diagram of Figure 8-1. Assuming
that a third modem is unavailable, this will require disconnecting the data
line between one of the two supplied modems and its associated DBT, and
routing this line to the exciter. The control and power connections to the
modem will remain connected to the DBT, since the exciter is not capable
of supplying the required power to the modem. The exciter and power
amplifier may thus be supplied with computer generated digital data from
the data bus, and may transmit this data in the Ku band. Without a
compatible receiver, however, the utility of this operation is somewhat
limited. Some benefit may be gained by connecting the exciter control inputs
and monitor outputs to a RDA U and verifying that these functions operate
properly, and by monitoring the RF output on a power meter or a spectrum
analyzer. Beyond that, a receiver of some sort will be required.
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This would ideally be at Ku-band, of course, but a lower-frequency receiver
could be used if a suitable down-converter were available.
For purposes of this test plan, it will be assumed that such equipment is not
available, and that integration of the Ku band equipment will be limited to
the operations described previously, which may be performed without the
receiver. The software required to generate the required control inputs
and to measure the outputs of the exciter via the RDA U will be included
in the test and diagnostic routines.
Operational Software Integration
The operational (as opposed to test and diagnostic) software for the XDS 930
consists of the following elements:
A. Executive scheduler
B. Procedure implementation routines
C. Data bus input!output module
D. Display processor
E. Fault isolation and recovery module
These elements are described in Section 8.2. 1. 3.
Following verification of the breadboard hardware by the tests described in
the preceding sections, the operational software may be integrated into the
system and debugged. This will be accomplished by sequencing the software
through its various subroutines and observing system operation. Both may
be normal and conditional program paths will be exercised. This will require
that actual or simulated system errors be induced, either through manipula-
tion of the hardware (i. e., disconnecting a cable or turning off power on a
unit) or by software simulation.
The test sequence will begin with the executive scheduler and the bus
input/output module, which are essential to nearly all breadboard operations.
The basic operating capability of the bus I/O module may be verified by
processing test messages designed to exercise both the periodic:: (scheduled)
and aperiodic (unscheduled) modes of operation. Linkages between the
executive scheduler and the I/O module may also be verified at this time.
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The display processor will then b2 brought into operation and verified by
formatting test display messages for transfer to the control and display
console. Operator- generated mes sages, including switch and keyboard
inputs, will be transferred from the display and control console to the
computer, and proper processing by the display processor will be verified.
Procedure implementation routines will be tested by inputting trial program
statements, verifying that the statements are correctly interpreted and
executed. Testing of the fault isolation and recovery module may be accom-
plished concurrently with the other software tests, utilizing the module's
fault detection capability to locate errors in the other software.
8.2. 1. 6 Schedule
The schedule for the Phase I test and integration activity is shown in
Figure 8-2. The schedule is predicated upon delivery of the special emphasis
tas k breadboard hardware in June 1972. It is also as sumed that the MSFC-
supplied XDS-930 computer, bus interface unit, and required software will
be available at that time.
8.2. 2 Extended Development Test
Following completion of the installation tests described previously, the
initial IMS breadboard may be considered operational. Further testing and
development may then be begun to extend the scope and capabilities of the
system and, if desired, to integrate the IMS breadboard into expanded
development activities, such as the proposed subsystem breadboard and the
concept verification test program. The following sections discuss some of
the proposed extensions of the system and the associated requirements
relati ve to the IMS breadboard.
8.2.2. 1 Computer
To develop and evaluate flight configuration computers, including multi-
processor systems, it is planned that the MSFC SUMC processor will be
integrated into the IMS breadboard. The SUMC will be utilized initially as
in a simplex configuration, and will later be converted to a multiprocessor
configuration as additional SUMC units become available. Upon integration
of the SUMC, the XDS 930 computer will assume a support and back-up role.
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The SUMC development and test program will include evaluation of
fundamental system organization, including the instruction set and I/O
design, in the Space Station environment.
Utilization of the SUMC as the system control computer will require that
a new r/o interface unit be designed to provide the SUMC / data bus interface.
This device, if designed in accordance with the bus control concepts as
defined in this document, will afford direct acces s to the SUMC main
memory and will permit operation of the data bus at its full capacity of
10 megabits /second over multiple frequency-multiplexed channels.
8.2.2.2 Software
Utilization of the SUMC will, of course, require the development of a
compatible system of software. The key element in this system will be the
executive scheduler module which will provide the overall system control,
timing, resource allocation, and similar functions. Two versions of the
executive will be required, one for the simplex SUMC configuration and one
for the multiprocessor system. A high degree of commonality will exist,
however, and in actual fact the simplex system may be considered as a
subset of the multiprocessor version. The bulk of the remaining required
system software may be utilized by both the simplex and multiproces sor
systems. This includes the data bus I/O control, general I/O control,
display processing, statement execution, and error detection routines.
The utility software, including assembler, compiler, and loader, will also
be common to the two configurations, as will the application programs.
8.2.2.3 Data Bus
The initial breadboard digital data bus system may be extended simply by
adding additional terminals and interface devices, such as RDA U' s, as
required. Interfacing the bus with us er equipment (such as experiments)
will of course require that a compatible interface be provided, either as
part of the user equipment or in the form of an adapter.
As mentioned previously, it will be necessary to provide a new data bus /
computer I/O interface upon integration of the SUMC as the primary system
control computer.
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Accommodation of voice, experiment video, and other analog data by the IMS
breadboard will require the addition of an analog data bus to the system.
The analog bus will interface with the digital bus (via the RDA U) for control,
but it will transmit data over a separate cable.
8.2.2.4 Control and Display
The control and display console included in the initial IMS breadboard
provides a wide variety of capabilities. Included are alphanumeric, graphic,
video, audio, discrete, and analog displays, and input capability consisting
of alphanumerical and programmable-function keyboards, light pen, and
discrete switches. These should be adequate to accomm0date the majority
of anticipated breadboard functions. It may be desirable, however, to add
to or modify the console as new technology becomes available, or as new
requirements develop. It may be desired, for example, to evaluate large
screen plasma or light emit~ing diode displays, or to incorporate special-
purpose devices, such as image-processing displays or a hand controller.
Some capability has been included to accommodate such growth in the initial
console. The bus interface logic contains a spa re interface port, and
provisions have been made to add a color display capability and a light pen
to the video/alphanumeric display. Further growth may be accommodated
by additional bus interface equipment.
8.2.2. 5 Communications
A logical extension of the Ku - band communications capability will be to add
a companion receiver. This would permit a variety of development tests
to be conducted. Actual or simulated experiment digital, video, or
wide-band analog data could be transmitted to the IMS breadboard from a
remote site, for example, and placed on the data bus for transfer to
recorders, video monitors, image processing equipment, or other devices,
as required. A second alternative would be to simulate video transmission
through the use of commercial television signals extracted from a TV
receiver IF, remodulated onto the Ku-band carrier, and transmitted to the
receiver for demodulation and display.
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Other communications capabilities, such as S-band and VHF links, may
also be incorporated into the breadboarq as requirements arise. All that is
required, other than the transmitters and receivers, is that the appropriate
data bus interfaces be provided in the form of moderns or Data Bus Terminals.
8.2.2. 6 Us er Interfaces
User interfaces may be incorporated into the system as requirements are
developed and the necessary hardware becomes available. A wide range
of actual or simulated subsystem and experiment interfaces may be
accommodated, provided of cours e that the data bus interface requirements
are satisfied and the necessary computer software is developed. Interfaces
rna y be made via the RDA U' s, which provide standardized discrete and
analog measurement and bilevel command capability; through the digital Data
Bus Terminal, which provides a standard I-me gabit serial digital interface;
or directly by way of a modern for wide-band analog or high-rate digital
data. Detailed specifications for these interfaces may be found in
Appendix C of this document.
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Section 9
RELIABILIT Y /MAINTAINABILITY ANAL YSIS OF THE IMS DESIGN
Reliability can basically be defined as the probability that the system will
operate when and as long as required. It also has the connotation that a
device will not only operate but operate properly; i. e., in the case of the
data bus, a signal should not only be received, but it should be received
without error. Because of the multifaceted nature of the IMS task, a
reliability analysis must begin with the basic system concepts, and progress
to the reliability embodied in the hardware designs (in this case the bread-
board designs). The latter would then include both logic design and physical
construction of these units.
Maintainability of the equipment, meaning the design ease of repair and
replacement or minimization of repair time, also involves the system con-
cepts as well as the breadboard equipment itself. Therefore, design
features of the various IMS contract items will be covered, first at the sys-
tem level and then at the breadboard hardware level.
9. 1 SYSTEM RELIABILITY
The space station system design requires redundant display and control
consoles, which are driven by multiprocessors. Each multiprocessor may
include up to four processors, three input/output controllers, and fifteen
memory modules. Associated with, and controlled by, the multiprocessor
is a data bus system consisting of multiple data bus terminals and remote
data acquisition units.
The IMS task developed the hardware and software designs for these assem-
blies to a lower level than had been achievable within the baseline Space
Station study. Reliability requirements and techniques resulting from the
IMS task are covered in the following paragraphs.
493
9. 1. 1 Multiprocessor
The reliability of the multiprocessor is a function of the reliability of its
basic building blocks and of its ability to detect faults in the building blocks
and take corrective action. Since the design is based on the space ultra-
reliable computer (SUMC) the first of these elements is defined. Fault
detection relative to the SliMC was found to be beyond the scope of the IMS
study, but it was felt that the integral self-test software and hardware
could be augmented by using redundant elements to aid in the detection and
isolation of faults. It was also recognized that the multiprocessor advan-
tage was lost during reconfiguration, which is a simplex operation. There-
fore, a reconfiguration state monitor was defined as special test hardware
to detect malfunctions during this period. It features include fail- safe pro-
visions by duplication, provision for testing by the CPU's, ability to detect
simultaneous reconfiguration attempts by more than one processor and
excessive reconfiguration time, and ability to activate alarms and gener-
ate an interrupt upon detection of the foregoing conditions. The device
is described in depth in Section 2. 1. 3. 3.
C orrective action in the case of the multiproces sor is in the form of recon-
figuration, and a special state (state 3) has been defined for this proces s
(reference: State Control in Section 2. 1. 3. 3). Reconfiguration is direct! y
under executive program control. Features of this program are as follows:
A. Direct CPU-to-CPU and CPU-to-input/output-controller communi-
cations augment communications through ,storage to provide com-
munications redundancy and "instantaneous II communication.
B. Any CPU can execute the executive control program.
C. Through state control and the executive control program, any CPU
can remove a malfunctioning CPU from the system.
D. All configuration control can be exercised by the executive control
program.
9.1.2 Data Bus
The reliability of the data bus system has been enhanced over and above the
baseline Space Station redundant bus design by interfacing each terminal
with three moderns. This design feature was originally incorporated to
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increase effective bus rate by allowing simultaneous transmis sion on
multiple subcarriers while insuring that all devices could communicate with
each other. However, a secondary result is that an input/output controller
can make data transfers over any of the three frequencies (since it has triple
redundancy in the input/output channel control, bus channel control, and
modem elements) if a secondary or manual means of changing terminal
subcarrier channel selection is provided. This modification, although not
available in present breadboard units, could easily-be incorporated into
subsequent designs.
To insure that signals are received reliably, an analysis was made of
error-detection techniques (Section 3.2.1.7). Perhaps of even greater
importance, a generous signal-to-noise power margin has been selected.
A wor st- case coupling analysis was also conducted to insure that power
margins are adequate (Section 3.2.3. 1).
9.2 SYSTEM MAINTAINABILITY
Concern with system maintainability on the Modular Space Station study has
resulted in console designs that are hinged at the top and swing out for
acces s to rear-mounted equipment, the standardization of component con-
struction for ease of accessibility or removal from a rack, modular design
for ease of replacement, and standardization of components to allow the
use of nondedicated spares. As an example, the benefits accruing from the
use of nondedicated spares fot" the computer subsystems are illustrated by
Figure 9-1. Curve A represents a duplex standby arrangement, curve B
represents the effect of partitioning a system into ten equal failure rate
modules with one dedicated spare per module, curve C results fronL par-
titioning a system into ten equal failure-rate modules and providing one
nondedicated spare, and curve D is established in a fashion similar to curve
C but with two nondedicated spares provided. The decrease in system\
unreliability resulting from the use of nondedicated spares is obvious. \
\
\
The IMS special emphasis task, in providing a simplex computer design \
and extending it to a multiprocessor configuration, has insured that a future
Space Station can take advantage of the reliability gains afforded by
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commonality. Maintainability also benefits since fewer spares have to be
carried, potentially minimizing repair and replacement time because of
the greater familiarity with the single type of equipment that may be
achieved.
This same standardization has been carried over into the bus design. All
systems interface with the buses through modems. Therefore, the modem
has been designed as a separate component with a plug-in capability which
allows its integration with the computer I/O, a terminal, or any other
system.
The most significant use of commonality in improving maintainability has
resulted from the performance of the packaging and maintenance tasks.
Guidelines established for the standardization of the packaging design are
as follows:
A. The design shall be standardized to the extent that it can accommo.-
date various replaceable assembly groups and the modular support
structure can be efficiently used in various vehicle areas.
B. The packaging design of the replaceable assembly shall be capable
of accepting multitechnology techniques; i. e., printed- circuit,
thick-film, hybrid designs, etc. The equipment shall be designed
for maximum flexibility that will insure ability to function with new
subsystems and technologies.
C. Commonality is a primary consideration. As a goal, common
module structures, a means of standardized mounting, and the like
shall be considered.
Having standardized packaging design, maintainability criteria could be
imposed with some assurance of its incorporation throughout the system.
The criteria itself consists of the provisions enumerated below:
A. Installations shall be designed to permit direct visual and physical
acces s by the crew for replacement or removal of the replaceable
electrical assemblies and for disconnecting or connecting related
electrical connectors.
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B. Access to wire harnesses shall be provided for modifications or
repair.
C. Keying on other techniques shall be provided to preclude inad-
vertent mislocation and improper connector mating of the replace-
able assembly.
D. The design shall be compatible with the crew limitations relative
to maximum torquing forces, connector extraction forces, adjust-
ment access requirements, assembly form factors, guides, and
other constraints.
E. Refurbishable or replaceable captive fasteners shall be used for
all equipment that has a planned maintenance capability.
F. The order of precedence for in-orbit maintenance tasks shall be
(1) shirtsleeve environment, (2) space suit (IVA), and (3) space
suit (EVA). EVA tasks shall be of an emergency nature only.
9. 3 BREADBOARD RELIABILITY
The design of the breadboards reflects a concern for their reliability, both
at the circuit or logic level and in the physical construction of the hardware.
Steps taken to insure continued operation at the circuit level includes:
A. The use of good comlnercial parts and practices.
B. A design tailored for the environmental range in which the circuits
will be operating.
C. Design based upon worst-case analysis.
D. Use of limited fan-out to reduce device power dissipation.
E. Use of buffers and drivers to preclude overworking of the logic
elements.
F. Overvoltage protection (30 volts in the case of RDAU gates).
G. Current limiters where excessive power drains or shorts might
occur, such as on command output drivers.
H. Limiting of gate failure effect propogation by "treeing" of the logic.
In the case of power supplies, such special design features as integral
cooling fans, overload protection, fuses, and heatsinks have also been
incorporated to assure long life and protection from catastrophic failure.
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The construction of the special emphasis task equipments provides features
that have been selected to enhance both reliability and maintainability. For
example, dual in-line packages (DIP's) have been used, which plug into
sockets and are wirewrapped instead of soldered. This has minimized the
heat applied to the integrated circuits during assembly and improved the
ease with which circuits and wiring can be removed for repair or modifica-
tion.
9.4 MAINTAINABILITY
Other hardware construction features that have improved their maintaina-
bility are as follows:
A. Use of standard logic element boards for all plug-in parts to assure
ease of accessability.
B. Keying of the logic element boards to prevent inadvertent plug-in
error.
C. Use of computer program- controlled wire-wrap interconnections
to insure ease of future modification.
D. Placement of components on sliding trays or shelves to provide
easy access.
A self-test capability has been provided to assist in maintenance and fault
isolation. This includes the following:
A. Display and Control Console
1. Lamp-test switch for simultaneous verification of all lamps
and lamp drivers.
2. Self-test switch on the video alphanume'ric display to force
display of internally stored test patterns.
3. Self-test switch on the voice synthesizer to permit output of
selected words or an entire vocabulary.
4. Capability to generate test messages to all display devices,
using the programmable data processing capability of the
PDS-l d~ splay terminal.
5. Capabi ;ty to "single-step" the data bus interface logic, using
a loca.. .est switch.
6. Provision of a status word to allow computer readout of error
indications.
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B. Data Bus Terminal
1. Capability to single- step the logic, using a local test switch.
2. Provision of a status word to allow computer readout of error
indications.
C. Remote Data Acquisition Unit
1. Capability to single- step the logic, using a local test switch.
2. Provision for local display of logic states, using light-
emitting diode indicators.
3. Provision of internal self-test voltages for verification of the
analog-to-digital converter.
4. Provision of a status word to allow computer readout of error
indications.
NASA-MSFC
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